#### **Metrics and Techniques for Evaluation of FEC Systems**

Voice:

E-mail:

Fax:

#### IEEE 802.16 Presentation Submission Template (Rev. 8)

Document Number: IEEE 802.16.1pp-00/25

Date Submitted: 2000-05-01

#### Source:

Eric Jacobsen
Intel
5000 W. Chandler Blvd. Ch7-410
Chandler, AZ 85226-3699

(480)554-6078 (480)552-0771 eric.a.jacobsen@intel.com

#### Venue:

IEEE 802.16 Session #7, Gaithersburg Maryland.

#### Base Document:

IEEE 802.16.1.pc-00/25 <http://ieee802.org/16/phy/contrib/802161pc-00\_25.pdf>

#### Purpose:

Assist the IEEE 802.16 Working Group in assessing candidate FEC systems by providing recommendations on pertinent metrics and techniques.

#### Notice:

This document has been prepared to assist IEEE 802.16. It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein.

#### Release:

The contributor grants a free, irrevocable license to the IEEE to incorporate text contained in this contribution, and any modifications thereof, in the creation of an IEEE Standards publication; to copyright in the IEEE's name any IEEE Standards publication even though it may include portions of this contribution; and at the IEEE's sole discretion to permit others to reproduce in whole or in part the resulting IEEE Standards publication. The contributor also acknowledges and accepts that this contribution may be made public by IEEE 802.16.

#### IEEE 802.16 Patent Policy:

The contributor is familiar with the IEEE 802.16 Patent Policy and Procedures (Version 1.0) <<u>http://ieee802.org/16/ipr/patents/policy.html</u>>, including the statement "IEEE standards may include the known use of patent(s), including patent applications, if there is technical justification in the opinion of the standards-developing committee and provided the IEEE receives assurance from the patent holder that it will license applicants under reasonable terms and conditions for the purpose of implementing the standard."

Early disclosure to the Working Group of patent information that might be relevant to the standard is essential to reduce the possibility for delays in the development process and increase the likelihood that the draft publication will be approved for publication. Please notify the Chair <<u>mailto:r.b.marks@ieee.org</u>> as early as possible, in written or electronic form, of any patents (granted or under application) that may cover technology that is under consideration by or has been approved by IEEE 802.16. The Chair will disclose this notification via the IEEE 802.16 web site <<u>http://ieee802.org/16/ipr/patents/letters></u>.

# Metrics and Techniques for Evaluation of FEC Systems

A Presentation of IEEE 802.16.1pc-00/25

Eric Jacobsen

## FEC Evaluation Metrics

- Error Performance
  - BER vs. Eb/No curves.
  - Block or Packet Error Rate
  - Coding Gain Distance from Coded to Uncoded
  - Distance from Channel Capacity
- Latency
  - 2x Interleaver or Block size.
  - Processing delay, additional buffering.
- Complexity
  - Gate count, Memory requirements.
  - "Gates are cheap", may not be driving concern.

### FEC Error Performance Metrics

- BER vs Eb/No
  - Best basis for Apples-Apples comparison.
    - Avoid mixing SNR, CNR, Eb/No, BER, PER, etc.
  - Deals only with Power ratios, not bandwidth.
  - Focus is on payload information, not implementation.
- Coding Gain
  - Deals only with Power Efficiency, not BW.
- Distance from Channel Capacity
  - Measure of Channel Efficiency, rather than Power Efficiency (accounts for both power and bandwidth).

### FEC Effect on Signal Spectrum









efficiencies for various codes using QPSK modulation

# Tabular Comparison of Vit-RS and PCCC Turbo Code

All Figures for  $P_e = 10E-6$ .

Code	Viterbi-RS	PCCC TC
Code Rate		9/10
Coding Gain	6.35dB	5.95dB
Distance to C	2.58dB	1.4dB
<b>Eb/No</b> at $P_e = 10^{-6}$	4.2dB	4.6dB
Decoder Complexity	70k gates + 10kbit memory	250k gates + 16kbit memory
Latency (Tx + Rx)	20kbits	22kbits