Project	IEEE 802.16 Broadband Wireless Access Working Group < <u>http://ieee802.org/16</u> >	
Title	Irregular Structured LDPC Codes	
Date Submitted	2004-11-04	
Source(s)	Victor Stolpman, Jianzhong (Charlie) Zhang, Nico van WaesVoice: 972-894-6872, 972-374-0958, 972-894-5669 Fax: 972-894-5937 victor.stolpman@nokia.com, charlie.zhang@nokia.com, 	
Re:	[802.16e – D5]	
Abstract	In this document, we describe a structured approach to irregular LDPC code construction based on "seed" matrices that are expanded using permutation matrices for purposes of error correction control. These codes have small storage requirements with good block error rate performances over a wide range block sizes. Also described in this document is a structured approach to puncturing irregular LDPC codes facilitate rate-compatibility without having to modify the connective net in the encoder or decoder while still offering a wide range of code rates for link optimization.	
Purpose	[Adoption of proposed text as optional feature.]	
Notice	This document has been prepared to assist IEEE 802.16. It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein.	
Release	The contributor grants a free, irrevocable license to the IEEE to incorporate material contained in this contribution, and any modifications thereof, in the creation of an IEEE Standards publication; to copyright in the IEEE's name any IEEE Standards publication even though it may include portions of this contribution; and at the IEEE's sole discretion to permit others to reproduce in whole or in part the resulting IEEE Standards publication. The contributor also acknowledges and accepts that this contribution may be made public by IEEE 802.16.	
Patent Policy and Procedures	The contributor is familiar with the IEEE 802.16 Patent Policy and Procedures < <u>http://ieee802.org/16/ipr/patents/policy.html</u> >, including the statement "IEEE standards may include th known use of patent(s), including patent applications, provided the IEEE receives assurance from the patent holder or applicant with respect to patents essential for compliance with both mandatory and optional portions of the standard." Early disclosure to the Working Group of patent information that might be relevant to the standard is essential to reduce the possibility for delays in the development process and increase the likelihood that the draft publication will be approved for publication. Please notify the Chair < <u>mailto:chair@wirelessman.org</u> > as early as possible, in written or electronic form, if patented technology (or technology under patent application) might be incorporated into a draft standard being developed within the IEEE 802.16 Working Group. The Chair will disclose this notification via the IEEE 802.16 web site < <u>http://ieee802.org/16/ipr/patents/notices</u> >.	

Irregular Structured LDPC Codes Victor Stolpman, Jianzhong (Charlie) Zhang, Nico van Waes Nokia

Explanation of design

Some random irregular LDPC constructions based on edge ensemble designs have error correcting capabilities measured in Bit Error Rate (BER) that are within 0.05dB of the rate distorted Shannon limit for the AWGN channel [3].

Unfortunately, these random LPDC code constructions require long codeword constructions (on the order of 10^6 to 10^7 bits) in order to achieve these error rates, and despite good BER performance, these random code constructions often have poor Block Error Rate (BLER) performances. Hence, these random constructions do not lend themselves well to packet-based communication systems. Yet another disadvantage of random constructions based on edge distribution ensembles is for each codeword length another random construction is needed. Thus, communication systems employing variable block sizes would require multiple code definitions that could consume a significant about of non-volatile memory storage for a large combination of codeword lengths and code rates.

An alternative to random LDPC construction is structured LDPC constructions that rely on a general algorithmic approach to constructing LDPC matrices and require much less non-volatile memory than random constructions. Thus, the problem is to design irregular structured LDPC codes that have good overall error performance (both BER and BLER) for a wide range of code rates and block sizes with attractive storage requirements. The result of such LDPC codes is a better performing communication system with lower cost terminals. These factors make such a FEC attractive for application over a wide range of products including but not limited to IEEE802.16 and IEEE802.11n compliant products.

Thus, this exact description below for LDPC code construction succeeds at solving the above said problem while providing excellent performance for all block sizes without the non-volatile memory requirements of randomly constructed codes.

The LDPC codeset design below fits within the LDPC framework as proposed by TGn Sync and provides an optimisation of consumed power per bit while meeting the specified datarate with a negligible variation in SNR for constant PER performance for different packet lengths. It is designed such that it allows efficient near-linear encoding and various decoding algorithms including layered belief propagation, which is a preferred implementation due to its convergence rate.

The codeset below is designed for $L_{cword_{inc}} = 48$ (or any multiple thereof by omission) and $z = N_{spread}$ per the TGn Sync definition.

Proposed Text Change

8.4.9.2.5.3 LDPC parity check matrix construction

The parity check matrices H are derived from binary seed matrices H_b of size $m_b \times n_b$ by expanding each '1' in \underline{H}_b with $\underline{P}^{(i\times(j+1-i)) \mod p}$ for all rows i, $i \in \{1,...,m_b\}$, and columns j, $i \in \{1,...,n_b\}$, for which $i \leq j+1$ holds, where \underline{P}^1 is the singular cyclicy left shifted identity matrix of size z and by expanding every other element with the all-zeros matrix of the same size as \underline{P}^1 . The modulo factor p is the smallest positive primitive for which the relations $p \geq n_b + 2$ and $p \geq z$ hold. The codeword length is therefore $z \times n_b$.

A parity check matrix H is hence entirely defined by the selection of H_{b} , the code rate R and the value z.



In Table 1, the seed matrices and their associated values *z* for the construction of all codewords lengths for all rates are shown.

Code rate	Seed matrices	Expansion factors
$\frac{(n_b - m_b)}{(n_b - m_b)} / n_b$		
<u>1/2</u>	$oldsymbol{H}_b^1$	16, 20, 24, 26, 30, 32, 34, 36, 38, 40, 46, 48
	$oldsymbol{H}_b^2$	12, 14, 22, 28, 42, 44
	$oldsymbol{H}_b^3$	<u>18</u>
<u>2/3</u>	$oldsymbol{H}_b^4$	22, 28, 30, 32, 36, 38, 40, 42, 44, 46, 48
	$oldsymbol{H}_b^5$	<u>12, 16, 20, 26, 34</u>
	$oldsymbol{H}_b^6$	<u>14, 18, 24</u>
<u>3/4</u>	$oldsymbol{H}_b^7$	24, 26, 30, 34, 36, 38, 40, 42, 46, 48
	$oldsymbol{H}_b^8$	<u>20, 32, 44</u>
	$oldsymbol{H}_b^9$	<u>12, 18, 28</u>
	$oldsymbol{H}_b^{10}$	<u>14, 16, 22</u>

Table 1 LDPC seed matrices selection per code rate and expansion factors

Simulation results



Figure 0-1 Rate 1/2 BPSK results in AWGN using 50 iterations of conventional BP (SPA)



Figure 0-2 Rate 2/3 BPSK results in AWGN using 50 iterations of conventional BP (SPA)



Figure 0-3 Rate 3/4 BPSK results in AWGN using 50 iterations of conventional BP (SPA)



Figure 0-4 BLER comparision of 50 conventional BP (SPA) iterations and 15 layered BP for Rate 1/2 BPSK in AWGN of codeword length of N=1152



Figure 0-5 BPSK-AWGN results of 12 iterations of layered BP for coderates 1/2, 2/3 and 3/4 of codeword lengths N=1920.



Figure 0-6 BPSK AWGN comparisions of various BP decoding approaches.

References:

- [1] R. G. Gallager, "Low-density parity-check codes," *IRE Trans. Inform. Theory*, vol. IT-8, pp.21-28, Jan. 1962.
- [2] T. J. Richardson, M. A. Shokrollahi, and R. L. Urbanke, "Design of Capacity Approaching Irregular Low-Density Parity-Check Codes," *IEEE Transactions on Information Theory*, vol. 47, pp. 619-637, Feb. 2001.
- [3] Sae-Young Chung, *On the Construction of Some Capacity-Approaching Coding Schemes*, PhD Dissertation, MIT, 2000.
- [4] T. J. Richardson and R. L. Urbanke, "Efficient Encoding of Low-Density Parity-Check Codes," *IEEE Transactions on Information Theory*, vol. 47, pp. 638-656, Feb. 2001.
- [5] M. M. Masour and N. R. Shanbhag, "Turbo decoder architectures for low-density parity check codes," *IEEE Global Comm. Conf. (GLOBECOM)*, Nov. 2002, pp. 1383-1388.
- [6] M. M. Mansour and N. R. Shanbhag, "Low power VLSI architectures for LDPC codes," in 2002 International Low Power Electronics and Design, 2002, pp. 284-289.
- [7] D. E. Hocevar, "LDPC code construction with flexible hardware implementation," *Proc.: IEEE Int'l Conf. On Comm. (ICC)*, Anchorage, AK, May 2003.
- [8] M. M. Mansour and N. R. Shanbhag, "High-Throughput LDPC Decoders," IEEE Trans. On VLSI Systems, vol. 11, No. 6, pp. 976-996, December 2003.