

Project	IEEE 802.16 Broadband Wireless Access Working Group < http://ieee802.org/16 >	
Title	LDPC-Convolutional Codes for IEEE 802.16m FEC Scheme	
Date Submitted	2008-01-16	
Source(s)	Takaaki KISHIGAMI, Yutaka MURAKAMI, Isamu YOSHII Matsushita Electric(Panasonic)	Voice: +81-3-6710-2030 E-mail: kishigami.takaaki@jp.panasonic.com
Re:	IEEE 802.16m-07/047, "Call for Contributions on Project 802.16m System Description Document (SDD)" for the following topic: Proposed 802.16m Protocol Architecture and main functionalities per protocol layer	
Abstract	We show the basic concept of LDPC-CC proposed as a new class of LDPC, and compare LDPC-CC with the conventional FEC classes such as Convolutional Turbo Codes (CTC) and LDPC-BC. From the result of the comparison, we show LDPC-CC have advantages of encoder complexity and decoder latency. Hence, we propose LDPC-CC as one of the candidates of FEC scheme, because LDPC-CC are most likely to achieve the peak data rate required for 16m, with low complexity and low latency.	
Purpose	For discussion of FEC scheme	
Notice	<i>This document does not represent the agreed views of the IEEE 802.16 Working Group or any of its subgroups. It represents only the views of the participants listed in the "Source(s)" field above. It is offered as a basis for discussion. It is not binding on the contributor(s), who reserve(s) the right to add, amend or withdraw material contained herein.</i>	
Release	The contributor grants a free, irrevocable license to the IEEE to incorporate material contained in this contribution, and any modifications thereof, in the creation of an IEEE Standards publication; to copyright in the IEEE's name any IEEE Standards publication even though it may include portions of this contribution; and at the IEEE's sole discretion to permit others to reproduce in whole or in part the resulting IEEE Standards publication. The contributor also acknowledges and accepts that this contribution may be made public by IEEE 802.16.	
Patent Policy	The contributor is familiar with the IEEE-SA Patent Policy and Procedures: < http://standards.ieee.org/guides/bylaws/sect6-7.html#6 > and < http://standards.ieee.org/guides/opman/sect6.html#6.3 >. Further information is located at < http://standards.ieee.org/board/pat/pat-material.html > and < http://standards.ieee.org/board/pat >.	

LDPC-Convolutional Codes for IEEE 802.16m FEC Scheme

Takaaki KISHIGAMI, Yutaka MURAKAMI, Isamu YOSHII
Matsushita Electric (Panasonic)

1. Introduction

802.16m system shall support the peak data rate as specified in Table 1 as described in 802.16m system requirements [1]. When operating bandwidth is 20MHz, it is necessary to achieve 160Mbps as the baseline requirement and 300Mbps as the target requirement for the peak data rate. Moreover, it is required to achieve such high-speed data rates with low complexity and low latency as much as possible [1].

LDPC codes [2] are promising FEC classes for the next generation communication system. The reason is that LDPC codes enable not only to achieve as good performance as Turbo codes, but also to achieve high-speed decoding, thanks to parallel processing with message-passing decoding. LDPC codes have two classes, LDPC-Block Codes (BC) and LDPC-Convolutional Codes (CC). LDPC-BC [3], [4] have already been adopted as IEEE802.16e option and also have been decided to adopt in the next generation communication/broadcasting standards, such as 10GBASE-T, 802.11n and DVB-S2, while LDPC-CC have been proposed as a new class of LDPC codes in recent years [5] [6] [7].

In this contribution, we show the basic concept of LDPC-CC and compare LDPC-CC with the conventional FEC classes such as Convolutional Turbo Codes (CTC) [3] and LDPC-BC. From the result of the comparison, we show LDPC-CC have advantages of encoder complexity and decoder latency, compared with LDPC-BC. Hence, we propose LDPC-CC as one of the candidates of FEC scheme, because LDPC-CC are most likely to achieve the peak data rate required for 16m, with low complexity and low latency.

Table 1: Requirements of Peak Data Rate in Downlink.

Requirement Type	MIMO Configuration	Normalized peak rate (bps/Hz)	Peak rate (bps) when operating bandwidth is 20MHz
Baseline	2x2	8.0	160M
Target	4x4	15.0	300M

2. Basic Concept of LDPC-CC

In the late 1990's, LDPC-CC were proposed by Felstrom and Zigangirov [6]. LDPC-CC are Convolutional Codes defined by Low-Density Parity-Check matrix. Hereafter, a typical example of LDPC-CC scheme is shown in the literature of [6].

LDPC-CC can be defined by a parity-check matrix H , and the parity-check matrix H of LDPC-CC with coding rate $R=1/2$ is expressed as Eq. (1). The size of parity-check matrix H is $k \times 2k$. Each column corresponds to "Systematic Bits (d_1, \dots, d_k)" and "Parity Bits (p_1, \dots, p_k)", where order is : $d_1, p_1, d_2, p_2, \dots, d_t, p_t, \dots, d_k, p_k$, and M is memory length (constraint length) in LDPC-CC. Each row represents a parity-check polynomial. $h_d^{(i)}(t)$ ($i=0, \dots, M$) represents Systematic Bit weight ("1(one)" or "0(zero)") at t -th order parity-check polynomial equation, $h_p^{(i)}(t)$ ($i=0, \dots, M$) represents Parity Bit weight ("1(one)" or "0(zero)") at t -th order parity-check polynomial equation. In the matrix H , all elements are "0(zero)" other than $h_d^{(i)}(t)$ and $h_p^{(i)}(t)$. As shown in Eq. (1), the parity-check matrix of LDPC-CC is configured "1" in a diagonal line and nearby. LDPC-

CC encoder outputs ‘‘Code Bits (a pair bits)’’, sequentially $\{d_1, p_1\}, \{d_2, p_2\}, \{d_3, p_3\}, \dots, \{d_k, p_k\}$. Systematic Bit (d_t) and Parity Bit (p_t) at t -th order outputs of LDPC-CC encoder are given by Eq. (2) by using $h_d^{(i)}(t)$, $h_p^{(i)}(t)$ and u_t . Here, u_t is Information Bit at t -th order input. The encoding of LDPC-CC can be realized with an arbitrary encoder as shown in Eq. (2).

$$\mathbf{H} = \begin{bmatrix} h_d^{(0)}(0) & h_p^{(0)}(0) & 0 & 0 & \dots & \dots & 0 & 0 \\ h_d^{(1)}(1) & h_p^{(1)}(1) & h_d^{(0)}(1) & h_p^{(0)}(1) & \dots & \dots & \vdots & \vdots \\ \vdots & \vdots & \vdots & \vdots & \ddots & \dots & & \\ h_d^{(M)}(M) & h_p^{(M)}(M) & h_d^{(M-1)}(M) & h_p^{(M-1)}(M) & \dots & \dots & \vdots & \vdots \\ 0 & 0 & h_d^{(M)}(M+1) & h_p^{(M)}(M+1) & \dots & \dots & \vdots & \vdots \\ \vdots & \vdots & \vdots & \vdots & \ddots & \ddots & \vdots & \vdots \\ 0 & 0 & \dots & \dots & \dots & 0 & h_d^{(M)}(k) & h_p^{(M)}(k) & \dots & h_d^{(0)}(k) & h_p^{(0)}(k) \end{bmatrix}$$

--- Eq. (1)

$$\begin{cases} d_t = u_t \\ p_t = \sum_{i=0}^M h_d^{(i)}(t)u_{t-i} + \sum_{i=1}^M h_p^{(i)}(t)p_{t-i} \end{cases} \quad \text{--- Eq. (2)}$$

An example of encoder structure in LDPC-CC is shown in Fig. 1. LDPC-CC encoder consists of M pieces of shift register for u_t , M pieces of shift register for p_t and weight controller outputting bit weights shown as $h_d^{(i)}(t)$, $h_p^{(i)}(t)$. LDPC-CC encoder performs encoding process as shown in Eq. (2) by adopting such structure.




Fig. 1: Structure of LDPC-CC encoder [6].

3. The comparison between LDPC-CC and conventional FEC classes

We show the comparison results between the proposed LDPC-CC and the conventional FEC classes such as Convolutional Turbo codes (CTC) [3] and LDPC-BC [3] as follows:

Advantages of LDPC-CC with respect to CTC:

- Internal interleaver is *not* necessary in the encoder.
- Encoder can be composed of the only “shift register” and “adder”.
- Low latency in decoding process, thanks to no interleaver and parallel processing with message-passing decoding. (CTC inherently require sequential process. Applying parallel processing techniques [e.g., windowing] for Turbo Codes will result in performance degradation [10].)
- Decoder can support achievement of high data rate with comparative ease, due to parallel processing decoding.
- The information data of arbitrary length can be encoded since the length of the information data is not limited by the interleaver length.

Advantages of LDPC-CC with respect to LDPC-BC:

- There is high possibility that the hardware complexity of LDPC-CC encoder is less than that of LDPC-BC encoder. The computational complexity of LDPC-CC encoding is proportional to the memory length (constraint length), meanwhile the computational complexity of LDPC-BC encoding is proportional to the information length (constraint length < information length).
- Low latency in decoding process. Decoder outputs sequentially by using a decoding algorithm that utilizes the structure of parity check matrix of LDPC-CC.
- Information data of arbitrary length can be encoded since the length of the information data is not limited by the block length of parity check matrix.

Table 2 shows summaries of the comparison results between LDPC-CC, LDPC-BC and CTC.

Table 2: Comparison of FEC schemes.

	LDPC-CC[6]	LDPC-BC	Turbo code (CTC)
Decoder latency	LDPC can adopt parallel processing decoding. Channel interleaver and internal interleaver are not necessary.		Turbo Codes inherently require sequential process. Channel interleaver and internal interleaver are necessary.
	Decoder outputs sequentially.	Decoder outputs the data of each code word length.	Decoder outputs the data of each internal interleaver length in the encoder.
Encoder complexity	Encoder is composed of the only shift register and adder. The complexity is proportional to the constraint length (constraint length < information length).	The complexity is proportional to the information length.	Encoder is composed of shift register, adder and interleaver.
Decoder complexity	Similar[6] [9]		
Variable block length support	The information data of arbitrary length can be encoded.	Parity check matrixes of different code word length are necessary.	The length of the information data is limited by multiples of the internal interleaver length.

4. The performance of LDPC-CC

The performance of LDPC-CC is close to the “Shannon Limit”, similarly as “CTC (Convolutional Turbo Codes)” and “LDPC-BC (Block Codes)” in case of using sufficient cord word length [6] [8].

An example of performance in LDPC-CC based on the literature of [7] is shown. Figure 2 shows BER and WER (Word Error Rate) performances under AWGN channels. Information bit length is 600 bits. The performance of LDPC-BC is shown in [4] for example. We can confirm the LDPC-CC performance is as good as LDPC-BC, as shown in Fig. 2.

As for the comparison of performance between LDPC-BC and CTC, it is shown that the performance of the two codes is almost equal in [9].




Fig. 2: An example of performance in LDPC-CC. (Information bit length = 600bits)

5. Conclusions

We compared LDPC-CC with LDPC-BC and CTC. From the result of the comparison, we showed advantages of LDPC-CC as follows:

- The performance of LDPC-CC is as good as LDPC-BC and CTC.
- LDPC-CC have the major advantage in enabling decoder to adopt parallel decoding process, as compared with CTC.
- LDPC-CC have advantages of encoder complexity, decoder latency, as compared with LDPC-BC.

Hence, we propose LDPC-CC as one of the candidates of FEC scheme, because LDPC-CC are most likely to achieve the peak data rate required for 16m, with low complexity and low latency.

References

- [1] IEEE 802.16 TGM, "802.16m System Requirements," IEEE 802.16m-07/002r4.
- [2] R. G. Gallager, "Low-density parity-check codes," Cambridge, MA, MIT Press, 1963.
- [3] IEEE Std 802.16e-2005.
- [4] IEEE C802.16e-05/066r3.
- [5] D. J. Costello, Jr., A. E. Pusane, S. Bates, and K. Sh. Zigangirov, "A comparison between LDPC block and convolutional codes," in Proc. Information Theory and Applications Workshop, (SanDiego, CA, USA), February 2006.
- [6] A. J. Felström and K. S. Zigangirov, "Time-varying periodic convolutional codes with low - density parity - check matrix," IEEE Transactions on Information Theory, vol.45, no.6, pp.2181-2191, Sep. 1999.
- [7] A. Pusane and R. Smarandache and P. Vontobel and D. J. Costello, Jr., "On deriving good LDPC convolutional codes from QC LDPC block codes," Proceeding of IEEE ISIT 2007, pp.1221-1225, Jun. 2007.
- [8] A. Sridharan, D. Truhachev, M. Lentmaier, D. J. Costello, Jr., K. S. Zigangirov, "Distance bounds for an ensemble of LDPC convolutional codes," IEEE Transactions on Information Theory, vol.53, no.12, Dec. 2007.
- [9] 3GPP TSG RAN WG1 #42, R1-050840.
- [10] 3GPP TSG RAN WG1 #44bis, R1-060872.