

IBM

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE

IEEE 802.3 100 Gb/s Backplane and Cable Task Force
Chicago, September 2011

Troy Beukema, Mounir Meghelli


Supporters and Contributors

- Mike Dudek, Qlogic Corporation
- Mark Bugg, Molex
- Peerouz Amleshi, Molex
- Myles Kimmitt, Emulex
- Ziad Hatab, Vitesse
- Frank Chang, Vitesse
- Iain Robertson, Texas Instruments
- Scott Kipp, Brocade
- Roy Cideciyan, IBM
- Barry Barnett, IBM
- Peter Pepeljugoski, IBM
- Jeffrey Lynch, IBM
- David Stauffer, IBM

Objectives


- 1) Determine / propose Optimal Line Code for 100G= 4x25Gb/s over backplane among (NRZ, PAM4) candidates
- 2) Determine / propose an efficient FEC to both increase maximum loss handling capability and increase immunity to crosstalk/reflections

Example Backplane Interconnect Topology




Line Signaling Simulations


(See Appendix for System and I/O Core Model)



Eye FFE 4 25.8Gb/s Ideal No Xtalk



Eye FFE 4 25.8Gb/s Ideal No Xtalk



HEYEPP(1E-15)	49.9%
VEYE(1E-15)	111mV
HEYEPP(1E-15) CODED	67.5%
VEYE(1E-15) CODED	141mV

HEYEPP(1E-15)	39%
VEYE(1E-15)	42.8mV
HEYEPP(1E-15) CODED	51.4%
VEYE(1E-15) CODED	55.2mV

Simulated Block Codes

- Various FEC options have been simulated and compared
 - Highlighted FEC options are in particular of interest because of the low over-clocking penalty (0% or $\leq 3\%$)
- A DFE error propagation model has been used to determine the FEC coding gain (see Appendix)

ECC	N	K	m	T	Transcode	Line Rate ⁴	Rate/156.25	Over clocking
RS³	272	260	10	6	64/65	26.5625	170	3%
RS ¹	224	208	10	8	64/65	27.34375	175	6.1%
RS ³	280	260	10	10	64/65	27.34375	175	6.1%
RS²	240	228	9	6	512/513	26.36719	168 + 3/4	2.3%
RS ²	244	228	9	8	512/513	26.80664	171 + 9/16	4%
RS ²	248	228	9	10	512/513	27.24609	174 + 3/8	5.6%
RS²	352	342	12	5	512/513	25.78125	165	0%

(1) bhoja_01_0911.pdf

(2) cideciyan_01_0911.pdf

(3) Proposed by John Ewen, IBM

(4) Line Rate = $N / K / \text{Transcode} * 25.0$

IBM Experimental Test Fixture Backplane Channels

25dB Loss Channel

THRU.s4p
 FEXT1.s4p FEXT5.s4p
 FEXT2.s4p FEXT6.s4p
 FEXT3.s4p FEXT7.s4p
 FEXT4.s4p FEXT8.s4p



•2"
 •Meg 6
 •220mil thick,
 •6/6/6 mils,
 •28 layers
 •110 ohm

•12.0"
 •Meg 6
 •220mil thick,
 •6/6/6 mils,
 •28 layers
 •90 ohm

•12.0"
 •Meg 6
 •220mil thick,
 •6/6/6 mils,
 •28 layers
 •110ohm

30dB Loss Channel

THRU.s4p
 FEXT1.s4p FEXT5.s4p
 FEXT2.s4p FEXT6.s4p
 FEXT3.s4p FEXT7.s4p
 FEXT4.s4p FEXT8.s4p



•2"
 •Meg 6
 •220mil thick,
 •6/6/6 mils,
 •28 layers
 •110 ohm

•12.0"
 •IS415
 •220mil thick,
 •6/6/6 mils,
 •28 layers
 •90 ohm

•12.0"
 •Meg 6
 •220mil thick,
 •6/6/6 mils,
 •28 layers
 •110ohm

35dB Loss Channel

THRU.s4p
 FEXT1.s4p FEXT5.s4p
 FEXT2.s4p FEXT6.s4p
 FEXT3.s4p FEXT7.s4p
 FEXT4.s4p FEXT8.s4p




•2"
 •Meg 6
 •220mil thick,
 •6/6/6 mils,
 •28 layers

•18.0"
 •IS415
 •220mil thick,
 •6/6/6 mils,
 •28 layers

•12.0"
 •Meg 6
 •220mil thick,
 •6/6/6 mils,
 •28 layers

40dB Loss Channel

THRU.s4p
 FEXT1.s4p FEXT5.s4p
 FEXT2.s4p FEXT6.s4p
 FEXT3.s4p FEXT7.s4p
 FEXT4.s4p FEXT8.s4p



•2"
 •Meg 6
 •220mil thick,
 •6/6/6 mils,
 •28 layers
 •110 ohm

•18.0"
 •IS415
 •220mil thick,
 •6/6/6 mils,
 •28 layers
 •90 ohm


•18.0"
 •Meg 6
 •220mil thick,
 •6/6/6 mils,
 •28 layers
 •110ohm

Typical Production Design Build Construction: 10% impedance tolerance, Standard Copper Foil, Backdrill 10mil +/- 10mil

High Channel Loss Eye Diagrams (30dB)


NRZ

Eye DFE4T1-15 25.8Gb/s [THRU,30] No Xtalk



PAM-4

Eye DFE4T1-15 25.8Gb/s [THRU,30] No Xtalk




BAUD/2 LOSS (CHAN/LINK)	30/38dB
HEYEP(1E-15)	26.1%
VEYE(1E-15)	32.9mV
BAUD/2 LOSS RS(255,239)	31/41dB
HEYEP(1E-15) RS(255,239)	53.3%
VEYE(1E-15) RS(255,239)	71.6mV

BAUD/2 LOSS (CHAN/LINK)	17/20dB
HEYEP(1E-15)	4.0%
VEYE(1E-15)	4.9mV
BAUD/2 LOSS RS(255,239)	18/21dB
HEYEP(1E-15) RS(255,239)	18.1%
VEYE(1E-15) RS(255,239)	25.2mV

High Channel Loss Eye Diagrams (~35dB)


NRZ

Eye DFE4T1-15 25.8Gb/s THRU1 + Xtalk



PAM-4

Eye DFE4T1-15 25.8Gb/s THRU1 + Xtalk




BAUD/2 LOSS (CHAN/LINK)	37/45dB
HEYEP(1E-15)	13.1%
VEYE(1E-15)	11.2mV
BAUD/2 LOSS RS(352,342)	37/45dB
HEYEP(1E-15) RS(352,342)	33.2%
VEYE(1E-15) RS(352,342)	38.8mV

BAUD/2 LOSS (CHAN/LINK)	19/22dB
HEYEP(1E-15)	0.0%
VEYE(1E-15)	0mV
BAUD/2 LOSS RS(352,342)	19/22dB
HEYEP(1E-15) RS(352,342)	3.8%
VEYE(1E-15) RS(352,342)	1.8mV

NRZ HEYE and VEYE vs. Channel Loss, 64b/65b Transcode

HEYE and VEYE vs. BGA-BGA Loss




T10 : RS(280,260) t=10 m=10
 T8 : RS(224,208) t=8 m=10
 T6 : RS(272,260) t=6 m=10
 No code : 64b/66b

Green traces : VEYE mVp
 Blue traces : HEYEpp %

HEYE, VEYE
 Margin Limit:
 15% HEYE
 15mVp VEYE

NRZ HEYE and VEYE vs. Channel Loss, 512b/513b Transcode

HEYE and VEYE vs. BGA-BGA Loss




T10 : RS(248,228) t=10 m=9
 T8 : RS(244,228) t=8 m=9
 T6 : RS(240,228) t=6 m=9
 T5 : RS(352,342) t=5 m=12
 No code : 64b/66b

Green traces : VEYE mVp
 Blue traces : HEYEpp %

HEYE, VEYE
 Margin Limit:
 15% HEYE
 15mVp VEYE

PAM4 HEYE and VEYE vs. Channel Loss, 64b/65b Transcode

HEYE and VEYE vs. BGA-BGA Loss




Summary/Conclusions

- Signal Integrity simulation results showing that NRZ line signaling is far superior to PAM4 line signaling up to BGA-BGA channel losses of ~40dB
 - ✓ **NRZ line signaling is proposed for the 100GbE BP/Cable PHY**
- Uncoded NRZ operates to about 30dB BGA-BGA channel loss limit. To increase loss handling capability, a T=5 RS Code is sufficient to enable operation on high loss (>30dB, <40dB Loss at bitrate/2) backplane channels
 - ✓ **Medium-strength RS codes with low (<3%) or no over-clocking (such as T=5 or T=6 RS Code with 512b/513b transcoding) is proposed for the 100GbE BP/Cable FEC**
- Reduced latency FEC encoding can be made optional or bypassed to eliminate power draw when operating on easy channels

Appendix

- I/O System Model
- Reference Model I/O Core parameters
- Reference Package Model
- Measured 30dB Channel Response
- DFE Error Propagation Impact
 - P_c vs. P_b transfer functions incorporating error propagation

I/O System Model



TX + RX POWER EFFICIENCY TARGETS : 20-25mW / Gb/s


EXAMPLE I/O POWER FOR HIGH DENSITY APPLICATION :

128 FULL DUPLEX I/O

20mW/Gb/s * 25Gb/s per I/O Lane = 500mW/Lane

500mW/Lane * 128 Lanes = 64W for I/O ALONE

Reference Model I/O Core Parameters





PARAMETER	VALUE NRZ	VALUE PAM4
PEAK SWING	1000mVppd	1000mVppd
RJ	350fs RMS	350fs RMS
DCD	1.6% (49.2:50.8)	0
SJ	5% UI	5%
BW	-1.5dB@13GHz 2 pole Bessel	-1.5dB @13GHz 2 pole Bessel
PKG	-2.6dB@13GHz	-2.6dB @13GHz
FFE	4 tap 2 precursor	4 tap 2 precursor

PARAMETER	VALUE NRZ	VALUE PAM4
NOISE@ SLICER	2.75mV RMS	2mV RMS
Sensitivity@ SLICER	20mVpd	20mVpd
AGC LEVEL	280mVpd	280mVpd
AGC GAIN MAX	3	3
RJ	350fs RMS	350fs RMS
SJ	5% UI	0%
BW	-1.5dB @13GHz 4 pole Bessel	-1.5dB @13GHz 4 pole Bessel
PKG	-2.7dB @ 13GHz	-2.7dB @ 13GHz
CTE	12dB peak @ 13GHz 3 pole 2 zero	12dB peak @ 13GHz pole 2 zero
DFE	15 tap	15 tap (2X NRZ)

- Simplified T & R model
- Parameters selected to approximate “real” hardware realization performance
- Set up to “favor” PAM4 : 2x complex DFE
- Target BER = 1E-15
- E/L CDR active for NRZ & PAM4

Reference Package Model

PKG Identifier	Trace Length mm	Zo ohm	Loss 25G dB
PKG25	21	100 T 100 R	2.6



- $R_o = 1 \text{ ohm/m}$
- $L_o = 350 \text{ nH/m}$
- $G_o = 0$
- $C_o = 140 \text{ pF/m}$
- $R_f = 5e-3$
- $G_f = 25e-12$

$$R(f) = R_o + R_f * \text{sqrt}(f)$$

$$L(f) = L_o$$


$$G(f) = G_o + G_f * f$$

$$C(f) = C_o$$

Note : correct causality manually

Measured 30dB Channel Response

30dB Loss Channel



Adds Crosstalk + Reflections


- 2.0"
- Meg 6
- 220mil thick,
- 6/6/6 mils,
- 12 layers
- 110 ohm

- 12.0"
- IS415
- 220mil thick,
- 6/6/6 mils,
- 28 layers
- 90 ohm

- 12.0"
- Meg 6
- 220mil thick,
- 6/6/6 mils,
- 14 layers
- 110ohm

XFER


THRU1 Channel Response



Impulse Response

15 tap DFE span

THRU1 Impulse Response



DFE Error Propagation Impact

Error propagation model :

DFE h1 tap at 0.65, single DFE-tap approximation

$$p(L) \approx (0.47)^{L-1} \quad (1)$$

where $p(L)$ is probability of a burst-error length of L bits

DFE error propagation impact :

RS(280,260) $m=10$ $T=10$ approximated by RS(152,140) $m=10$ $T=6$


RS(224,208) $m=10$ $T=8$ approximated by RS(130,120) $m=10$ $T=5$

RS(272,260) $m=10$ $T=6$ approximated by RS(178,170) $m=10$ $T=4$

RS(352,342) $m=12$ $T=5$ approximated by RS(198,192) $m=12$ $T=3$


(1) see “DFE Burst Errors” Slide in “FEC Proposal for NRZ Modulation”, S. Bhoja, et. al., 100Gb/s Backplane and Cable Task Force, IEEE 802.3, Chicago, Sept. 2011

RS(280,260) m=10 T=10 Coding Transfer with DFE Error Propagation




Error propagation curve derived by John Ewen, IBM

RS(224,208) m=10 T=8 Coding Transfer with DFE Error Propagation




Error propagation curve derived by John Ewen, IBM

RS(272,260) m=10 T=6 Coding Transfer with DFE Error Propagation



Error propagation curve derived by John Ewen, IBM

RS(352,342) m=12 T=5 Coding Transfer with DFE Error Propagation



Error propagation curve derived by John Ewen, IBM