

### 33.2.7.1 PSE Single-Event Physical Layer classification

When Single-Event Physical Layer classification is implemented by Type 1 and Type 2 PSEs, classification consists of the application of  $V_{Class}$  and the measurement of  $I_{Class}$  in a single classification event 1-EVENT\_CLASS—as defined in the state diagram in Figure 33–13.

The PSE shall provide to the PI  $V_{Class}$  with a current limitation of  $I_{Class\_LIM}$ , as defined in Table 33–10. Polarity shall be the same as defined for  $V_{Port\_PSE}$  in 33.2.3 and timing specifications shall be as defined by  $T_{pdc}$  in Table 33–15.

~~$T_{pdc}$  in Table 33–10.~~

The PSE shall measure the resultant  $I_{Class}$  and classify the PD based on the observed current ~~according to~~ specified in Table 33–14. All measurements of  $I_{Class}$  shall be taken after the minimum relevant class event timing in Table 33–15. This measurement is referenced from the application of  $V_{Class\_min}$  to ignore initial transients.

If the result of the class event is Class 4, a Type 1 PSE shall assign the PD to Class 0; a Type 2 PSE treats the PD as a Type 2 PD but may provide Class 0 power until mutual identification is complete.

If the measured  $I_{Class}$  is within the range of  $I_{Class\_LIM}$ , a Type 1 PSE shall either return to the IDLE state or classify the PD as Class 0; a Type 2, ~~Type 3 or Type 4~~ PSE shall return to the IDLE state.

### 33.2.7.2 PSE Multiple-Event Physical Layer classification

When Multiple-Event Physical Layer classification is implemented, classification consists of ~~the application of  $V_{Class}$  and the measurement of  $I_{Class}$  in~~ a series of classification and mark events—~~CLASS\_EV1 or CLASS\_EV1\_LCE, MARK\_EV1, CLASS\_EV2, MARK\_EV2, CLASS\_EV3, MARK\_EV3, CLASS\_EV4, MARK\_EV4, CLASS\_EV5, and MARK\_EV\_LAST~~—as defined in the state diagram in Figure 33–13 ~~and~~, Figure 33–19, Figure 33–20, and Figure 33–21.

Voltages,  $V_{Class}$ ,  $V_{Mark}$ , and  $V_{Reset}$  are specified in Table 33–15. Currents  $I_{Class\_LIM}$ , and  $I_{Mark\_LIM}$  are specified in Table 33–15. PD classification signature measurements of  $I_{Class}$  are specified in Table 33–11, Table 33–12 and Table 33–14. Classification times,  $T_{pdc}$ ,  $T_{LCE}$ ,  $T_{CLE1}$ ,  $T_{CLE2}$ ,  $T_{CLE3}$ ,  $T_{ME1}$ ,  $T_{ME2}$ , and  $T_{Reset}$  are specified in Table 33–15. The referenced Autoclass time,  $T_{ACS}$  is specified in Table 33–27.

Type 2 PSEs shall provide a maximum of ~~two~~ two class events and ~~two~~ two mark events. Type 3 PSEs shall provide a maximum of ~~four~~ four class events and ~~four~~ four mark events for single-signature PDs and a maximum of 3 class events and ~~three~~ three mark events on each pairset for dual-signature PDs, ~~unless a class reset event clears the class and mark event counts.~~ Type 4 PSEs shall provide a maximum of ~~five~~ five class events and ~~five~~ five mark events for single-signature PDs and a maximum of ~~four~~ four class events and ~~four~~ four mark events on each pairset for dual-signature PDs.

~~A Type 1 or Type 2 PSE in the state CLASS\_EV1, CLASS\_EV1\_PRI, or CLASS\_EV1\_SEC or a Type 3 or Type 4 PSE in the state CLASS\_EV1\_LCE, CLASS\_EV1\_LCE\_PRI or CLASS\_EV1\_LCE\_SEC shall provide unless a class reset event clears the class and mark event counts. Type 3 and Type 4 PSEs may issue a class reset event to the PI  $V_{Class}$  as defined in Table 33–15. The timing specification for Type 1 and Type 2 PSEs shall be as defined by Table 33–15 value  $T_{CLE1}$ , and by  $T_{LCE}$  for Type 3 or Type 4 PSEs. The PSE shall measure  $I_{Class}$  and classify the PD based on the observed current according to Table 33–14 within  $T_{pdc}$  as defined in Table 33–15. Type 3 and Type 4 PSEs may continue to monitor the current past  $T_{pdc}$ . If the Type 3 or Type 4 PSE does not measure  $I_{Class}$  in the range of Class 0 before  $T_{ACS\_min}$  and the PSE measures  $I_{Class}$  in the range of Class 0 after  $T_{ACS\_max}$  this indicates the PD will perform Autoclass. (see 33.3.5.3). perform mutual identification.~~

~~The timing specification for Type 1 and Type 2 PSEs in the state CLASS\_EV1 shall be  $T_{CLE1}$ . The timing specification for Type 3 and Type 4 PSEs in the state CLASS\_EV1\_LCE\_PRI, or CLASS\_EV1\_LCE\_SEC or a CLASS\_EV1\_LCE\_RESET\_PRI, or CLASS\_EV1\_LCE\_RESET\_SEC shall be  $T_{LCE}$ .~~

~~The total timing specification for Type 3 and Type 4 PSEs in the states CLASS\_EV1\_LCE and CLASS\_EV1\_AUTO shall be  $T_{LCE}$ . The PSE in the state CLASS\_EV1\_AUTO shall measure  $I_{Class}$  within  $T_{pdc}$  to determine if the PD will perform Autoclass. If the Autoclass enabled Type 3 or Type 4 PSE in the state CLASS\_EV1\_LCE, CLASS\_EV1\_LCE\_PRI or CLASS\_EV1\_LCE\_SEC shall provide to the PI  $V_{Class}$  as defined in Table 33-15. The timing specification for Type 1 and Type 2 PSEs shall be as defined by Table 33-15 value  $T_{CLE1}$ , and by  $T_{LCE}$  for Type 3 or Type 4 PSEs. The PSE shall measure  $I_{Class}$  and classify the PD based on the observed current according to Table 33-14 within  $T_{pdc}$  as defined in Table 33-15. Type 3 and Type 4 PSEs may continue to monitor the current past  $T_{pdc}$ . If the Type 3 or Type 4 PSE does not measure  $I_{Class}$  in the range of Classclass signature 0 before  $T_{ACS}$  min and the PSE ~~measures~~ in the state CLASS\_EV1\_AUTO does measure  $I_{Class}$  in the range of Classclass signature 0 after  $T_{ACS}$  max this indicates the PD will perform Autoclass. (see See 33.3.5.3).~~

~~When the PSE is in the state MARK\_EV1, MARK\_EV2, MARK\_EV3, or MARK\_EV4 the PSE shall provide to the PI  $V_{Mark}$  as defined in Table 33-15.~~

~~The timing specification shall be as defined by  $T_{ME1}$  in Table 33-15. When the PSE is in the state CLASS\_EV2, CLASS\_EV2\_PRI, or CLASS\_EV2\_SEC, the PSE shall provide to the PI  $V_{Class}$ , subject to the  $T_{CLE2}$  timing specification, as defined in Table 33-15.~~

~~When the PSE is in the state CLASS\_EV3, CLASS\_EV3\_PRI, CLASS\_EV3\_SEC, CLASS\_EV4, CLASS\_EV4\_PRI, CLASS\_EV4\_SEC, or CLASS\_EV5 the PSE shall provide to the PI  $V_{Class}$ , subject to the  $T_{CLE3}$  timing specification, as defined in Table 33-15.~~

~~In the states CLASS\_EV1, CLASS\_EV1\_LCE, CLASS\_EV1\_LCE\_PRI, CLASS\_EV1\_LCE\_SEC, CLASS\_EV2, CLASS\_EV2\_PRI, CLASS\_EV2\_SEC, CLASS\_EV3, CLASS\_EV3\_PRI, CLASS\_EV3\_SEC, CLASS\_EV4, CLASS\_EV4\_PRI, CLASS\_EV4\_SEC, CLASS\_EV5, CLASS\_EV1\_LCE\_RESET\_PRI, and CLASS\_EV3EV1\_LCE\_RESET\_SEC, the PSE shall measure  $I_{Class}$  within  $T_{pdc}$  and classify the PD based on the observed current according to Table 33-14.~~

~~When the PSE is in the state MARK\_EV\_LASTEV1, MARK\_EV1\_PRI, MARK\_EV1\_SEC, MARK\_EV2\_PRI, MARK\_EV2\_SEC, MARK\_EV3, MARK\_EV3\_PRI, MARK\_EV3\_SEC, or MARK\_EV4, the PSE shall provide to the PI  $V_{Mark}$ . The timing specification shall be as defined by  $T_{ME1}$ .~~

~~When the Type 3 or Type 4 PSE is in the state MARK\_EV2, the PSE shall provide to the PI  $V_{Mark}$ . The timing specification shall be as defined by  $T_{ME1}$ .~~

~~When the Type 2 PSE is in Table 33-15 the state MARK\_EV2, the PSE shall provide to the PI  $V_{Mark}$ . The timing specification shall be as defined by  $T_{ME2}$  in Table 33-15.~~

~~When the PSE is in the state MARK\_EV\_LAST, MARK\_EV\_LAST\_PRI and MARK\_EV\_LAST\_SEC, the PSE shall provide to the PI  $V_{Mark}$ . The timing specification shall be as defined by  $T_{ME2}$ .~~

~~The mark event states, MARK\_EV1, MARK\_EV1\_PRI, MARK\_EV1\_SEC, MARK\_EV2, MARK\_EV2\_PRI, MARK\_EV2\_SEC, MARK\_EV3, MARK\_EV3\_PRI, MARK\_EV3\_SEC, MARK\_EV4, MARK\_EV\_LAST, MARK\_EV\_LAST\_PRI and MARK\_EV\_LAST\_SEC commence~~

when the PI voltage falls below  $V_{\text{Class min}}$  and end when the PI voltage exceeds  $V_{\text{Class min}}$ . The  $V_{\text{Mark}}$  requirement is to be met with load currents in the range of  $I_{\text{Mark}}$  as defined in Table 33–26.

NOTE—In a properly operating system, the port may or may not discharge to the  $V_{\text{Mark}}$  range due to the combination of channel and PD capacitance and PD current loading. This is normal and acceptable system operation. For compliance testing, it is necessary to discharge the port in order to observe the  $V_{\text{Mark}}$  voltage. Discharge can be accomplished with a 2 mA load for 3 ms, after which  $V_{\text{Mark}}$  can be observed with minimum and maximum load current.

If any measured  $I_{\text{Class}}$  is equal to or greater than  $I_{\text{Class LIM min}}$  as defined in Table 33–15, a Type 2, Type 3 or Type 4 PSE shall return to the IDLE state. The PSE shall limit class event currents to  $I_{\text{Class LIM}}$  and shall limit mark event currents to  $I_{\text{Mark LIM}}$ .

All measurements of  $I_{\text{Class}}$  shall be taken after the minimum relevant class event timing of Table 33–15. This measurement is referenced from the application of  $V_{\text{Class min}}$  to ignore initial transients.

All class event voltages and mark event voltages shall have the same polarity as defined for  $V_{\text{Port PSE-2P}}$  in 33.2.4. The PSE shall complete Multiple-Event Physical Layer classification and transition to the POWER\_ON state without allowing the voltage at the PI to go below  $V_{\text{Mark min}}$ , unless in the CLASS\_RESET\_PRI or CLASS\_RESET\_SEC states. If the PSE returns to the IDLE state, it shall maintain the PI voltage at  $V_{\text{Class}}$  for a period of at least  $T_{\text{Reset min}}$  before starting a new detection cycle.

~~Type 3 PSEs, when connected to single signature PDs, shall transition directly from CLASS\_EV1\_LCE to MARK\_EV\_LAST if they implement only one class event.~~

If the result of the first class event is Class 4, a Type 2 PSE may omit the subsequent mark and class events only if the PSE implements Data Link Layer classification. In this case, a Type 2 PSE treats the PD as a Type 2 PD but may provide Class 0 power until mutual identification is complete. If the result of the first class event is any of Classes 0, 1, 2, or 3, a Type 2 PSE treats the PD as a Type 1 PD and may omit the subsequent mark and class events and classify the PD according to the result of the first class event.

~~If the result of the first class event is any of Class 0, 1, 2, or 3, a Type 3 or Type 4 PSE treats a single signature PD as a Type 1 PD and shall omit the subsequent class events, transition directly to MARK\_EV\_LAST, and classify the PD according to the result of the first class event. If the class signature detected during CLASS\_EV1\_LCE is 0, a Type 3 or Type 4 PSE treats a dual signature PD as a Type 1 PD and shall omit the subsequent mark and class events and classify the PD as Class 0.~~

When a PD requests a higher Class than a Type 3 or Type 4 PSE can support, the PSE assigns the PD Class 3, 4, or 6, whichever is the highest that it can support.

~~A Type 3 or Type 4 PSE connected to a single signature PD shall skip all subsequent class events and transition directly to MARK\_EV\_LAST if the class signature detected during CLASS\_EV3 is 4. A Type 4 PSE shall skip MARK\_EV\_4 and CLASS\_EV5 and transition directly to MARK\_EV\_LAST if the class signature detected during CLASS\_EV4 is 0 or 1. Classification events may appear on one or both pairsets.~~

A Type 3 or Type 4 PSE connected to a dual-signature PD, implementing 4PID based on classification and enabled for only one class event, shall skip all subsequent class-issue an initial three classification events and to determine the Type of the connected PD, then transition directly to MARK\_EV\_LAST if the class signature detected during to either the CLASS\_EV3RESET\_PRI or CLASS\_RESET\_SEC.

When the PSE is 0, 1, 2, or 4 in the state CLASS\_RESET\_PRI or CLASS\_RESET\_SEC the PSE shall provide to the PI  $V_{Reset}$ , subject to the  $T_{Reset}$  timing specification.