

# C<sub>Port</sub> and C<sub>Port-2P</sub> baseline v122

## Info (not part of baseline)

The current definition of “C<sub>Port</sub> per pairset” is confusing since this capacitance behaves in a completely different way depending on the PD being a single- or dual-signature device. Also the effective total capacitance value of a dual-signature PD is twice that of a single-signature PD for the same value of “C<sub>Port</sub> per pairset”.

Proposal:

For single-signature PDs we use C<sub>Port</sub>, which is the total capacitance of the PD.

For dual-signature we use C<sub>Port-2P</sub> which is the capacitance on a pairset.

## 33.3.7 PD power

Add a new item 13 after item 12 in Table 33–28 as follows:

Item	Parameter	Symbol	Unit	Min	Max	PD Type	Additional information
12	PI capacitance during MDI_POWER states	C <sub>Port</sub>	μF	5.00		3, 4	See 33.3.7.3, 33.3.7.6
13	Pairset capacitance during MDI_POWER states	C <sub>Port-2P</sub>	μF	5.00		3, 4	See 33.3.7.3, 33.3.7.6

### 33.3.7.3 Input inrush current

#### Remove the following text (page 134, lines 21–30)

Input inrush currents at startup, I<sub>Inrush\_PD</sub> and I<sub>Inrush\_PD-2P</sub> are limited by the PSE if C<sub>Port</sub> per pairset is less than 180 μF for:

- single-signature PDs, assigned to Class 0 to 6
- dual-signature PDs assigned to Class 1 to 5

and if C<sub>Port</sub> per pairset is less than 360 μF for single-signature PDs assigned to Class 7 to 8, as specified in Table 33–17. If C<sub>Port</sub> per pairset is larger, input inrush current shall be limited by the PD such that I<sub>Inrush\_PD</sub> max and I<sub>Inrush\_PD-2P</sub> max are satisfied.

#### Insert the following text in its place

Input inrush currents at startup, I<sub>Inrush\_PD</sub> and I<sub>Inrush\_PD-2P</sub>, as defined in Table 33–17, are limited by the PSE if C<sub>Port</sub> < 180 μF for single-signature PDs assigned to Class 0 to 6, and if C<sub>Port</sub> < 360 μF for PDs assigned to Class 7 or 8. Input inrush current at startup, I<sub>Inrush\_PD-2P</sub>, is limited by the PSE if C<sub>Port-2P</sub> < 180 μF for dual-signature PDs. If a PD has a larger C<sub>Port</sub> or C<sub>Port-2P</sub> value, then the PD shall limit the input inrush current such that I<sub>Inrush\_PD</sub> max and I<sub>Inrush\_PD-2P</sub> max, as defined in Table 33–17, are met.

C<sub>Port</sub> in Table 33–28 is the total PD input capacitance during the POWER\_UP and POWER\_ON states that a PSE encounters sees as load when operating one or both pairsets, when connected to a single-signature PD. C<sub>Port-2P</sub> in Table 33–28 is the PD input capacitance during the POWER\_UP and POWER\_ON states that a PSE sees as load on each pairset independently, when connected to a dual-signature PD. ~~When a PSE is connected to a dual-signature PD, C<sub>Port</sub> value requirements are specified in 33.3.7.6.~~ See Figure 33–33 for a simplified PSE-PD C<sub>Port</sub> and C<sub>Port-2P</sub> interpretation model.

Replace Figure 33–33 as follows:




Figure 33–33 —  $C_{Port}$  and  $C_{Port-2P}$  interpretation model

### 33.3.7.6 PD behavior during transients at the PSE PI

A PD shall continue to operate without interruption in the presence of transients at the PSE PI as defined in 33.2.8.2. A single-signature PD shall include  $C_{Port}$  as defined in Table 33–28. A dual-signature PD shall ~~meet this requirement for~~ include  $C_{Port-2P}$  as defined in Table 33–28 on each pairset.