

# Dual-signature PD state diagram updates

Comment (clause 33.3.3.12 #251 page 130 line 24)

The following changes are required in the dual-signature PD variable list in clause 33.3.3.12 and in the dual-signature Type 3 and 4 PD state machines Figure 33-33 and Figure 33-34:

1. The exits from DLL\_ENABLE in Figure 33-33 page 136 and Figure-34 page 138 should be update according to the exits in Figure 33-32 page 129 with the prefix \_modeA and modeB.
2. There is no need for DLL\_ENABLE\_modeA/B due to the fact that if DLL is enabled, it is done for all powered pairs.
3. There is also no need for pd\_dll\_enable\_modeA and pd\_dll\_enable\_modeB due to the fact that if DLL is enabled, it is done for all powered pairs.
4. In figure 33-33, DO\_CLASS\_EVENT5 and DO\_MARK\_EVENT4, the suffix "\_modeA is missing.
5. In figure 33-34, DO\_CLASS\_EVENT5 and DO\_MARK\_EVENT4, the suffix "\_modeB is missing.
6. To verify that all changes will be in sync with Figure 33-50.

**See "OPTION A" suggested remedy for reference in the next pages.**

7. Consider to further simplifying the whole dual-signature state machine and its constant, variable, timers and functions starting at page 129 up to page 138 by doing the following actions:

All constants, variables, timers and functions that ends with the suffix \_modeA i.e. parameter\_name\_modeA (e.g. pd\_req\_class\_modeA) will be change to parameter\_nameY where the suffix "Y" will be "A" or "B".

- a) All constants, variables, timers and functions that ends with the suffix \_modeB will be deleted.
- b) Figure 33-33 will be updated with the new suffix "Y".
- c) Figure 33-34 will be deleted.

**See "OPTION B" suggested remedy for reference in the next pages.**

# Baseline starts at next page:

## Suggested Remedy –Option A

Make the following changes:

### 33.3.3.11 Type 3 and Type 4 dual-signature constants

**This is not part of the base line**

Work need to be done to verify that single signature and dual-signature state machine and their variable list are sync with DLL state machines Figure 33-49 and Figure 33-50.

*Editor Note: DLL PSE and PD power control state diagram (Figure 33-49 and Figure 33-50) need to be evaluated and sync with the single signature and dual-signature PD state machine.*

The PD state diagram uses the following constants:

VReset

Reset voltage per pairset (see Table 33–26)

VReset\_th

Reset voltage threshold per pairset (see Table 33–26)

VMark\_th

Mark event voltage threshold per pairset (see Table 33–26)

pd\_req\_class\_modeA

A constant indicating the requested Class of the PD over mode A.

Values:

- 1: The PD requests Class 1.
- 2: The PD requests Class 2.
- 3: The PD requests Class 3.
- 4: The PD requests Class 4.
- 5: The PD requests Class 5.

pd\_req\_class\_modeB

A constant indicating the requested Class of the PD over mode B.

Values:

- 1: The PD requests Class 1.
- 2: The PD requests Class 2.
- 3: The PD requests Class 3.
- 4: The PD requests Class 4.
- 5: The PD requests Class 5.

### 33.3.3.12 Type 3 and Type 4 dual-signature variables

The PD state diagram uses the following variables:

mdi\_power\_required\_modeA

A control variable indicating that over mode A, the PD is enabled and should request power from the PSE by applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the PSE sourcing power. A variable that is set in an implementation-dependent manner. Values:

FALSE:PD functionality is disabled.  
TRUE:PD functionality is enabled.

mdi\_power\_required\_modeB

A control variable indicating that over mode B, the PD is enabled and should request power from the PSE by applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the PSE sourcing power. A variable that is set in an implementation-dependent manner. Values:

FALSE:PD functionality is disabled.  
TRUE:PD functionality is enabled.

#### **This is not part of the base line**

When dual-signature DLL is enabled, it is enabled for both pairset. As a result pd\_dll\_enabled variable is the same for both modeA and modeB.

~~pd\_dll\_enabled\_modeA~~

~~A variable indicating whether the Data Link Layer classification mechanism is enabled over mode A.~~

~~Values:~~

~~FALSE:Data Link Layer classification is not enabled.  
TRUE:Data Link Layer classification is enabled.~~

~~pd\_dll\_enabled\_modeB~~

~~A variable indicating whether the Data Link Layer classification mechanism is enabled over mode B.~~

~~Values:~~

~~FALSE:Data Link Layer classification is not enabled.  
TRUE:Data Link Layer classification is enabled~~

pd\_max\_power\_modeA

A control variable indicating the max power that the PD may draw from the PSE over mode A. See power classifications in Table 33–28.

Values:

- 1: PD may draw Class 1 power
- 2: PD may draw Class 2 power
- 3: PD may draw Class 3 power
- 4: PD may draw Class 4 power
- 5: PD may draw Class 5 power

1 pd\_max\_power\_modeB  
2 A control variable indicating the max power that the PD may draw from the PSE over mode B. See power  
3 classifications in Table 33–28.  
4 Values:  
5 1: PD may draw Class 1 power  
6 2: PD may draw Class 2 power  
7 3: PD may draw Class 3 power  
8 4: PD may draw Class 4 power  
9 5: PD may draw Class 5 power  
10  
11 pd\_reset\_modeA  
12 An implementation-specific control variable that unconditionally resets the PD state diagram over mode A to the  
13 OFFLINE\_modeA state.  
14 Values:  
15 FALSE:The device has not been reset (default).  
16 TRUE:The device has been reset.  
17  
18 pd\_reset\_modeB  
19 An implementation-specific control variable that unconditionally resets the PD state diagram over mode B to the  
20 OFFLINE\_modeB state.  
21 Values:  
22 FALSE:The device has not been reset (default).  
23 TRUE:The device has been reset.  
24 pd\_undefined\_modeA  
25 A control variable that indicates that the PD is in an undefined condition over mode A. The PD may or may not show  
26 a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class current, may  
27 or may not show MPS and may change the pse\_power\_level\_modeA variable.  
28 Values:  
29 FALSE:The PD is in a defined condition (default).  
30 TRUE:The PD is an undefined condition.  
31  
32 pd\_undefined\_modeB  
33 A control variable that indicates that the PD is in an undefined condition over mode B. The PD may or may not show  
34 a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class current, may  
35 or may not show MPS and may change the pse\_power\_level\_modeB variable.  
36 Values:  
37 FALSE:The PD is in a defined condition (default).  
38 TRUE:The PD is an undefined condition.  
39  
40  
41 power\_received\_modeA  
42 An indication from the circuitry that power is present on the PD’s PI over mode A.  
43 Values:  
44 FALSE:The input voltage does not meet the requirements of VPort\_PD in Table 33–28.  
45 TRUE:The input voltage meets the requirements of VPort\_PD.  
46  
47 power\_received\_modeB  
48 An indication from the circuitry that power is present on the PD’s PI over mode B.  
49 Values:  
50 FALSE:The input voltage does not meet the requirements of VPort\_PD in Table 33–28.  
51 TRUE:The input voltage meets the requirements of VPort\_PD.  
52  
53  
54

1 present\_class\_sig\_A\_modeA  
2 Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over  
3 mode A.  
4 Values:  
5 FALSE:The PD classification signature is not to be applied to the link.  
6 TRUE:The PD classification signature is to be applied to the link.  
7  
8  
9 present\_class\_sig\_A\_modeB  
10 Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over  
11 mode B.  
12 Values:  
13 FALSE:The PD classification signature is not to be applied to the link.  
14 TRUE:The PD classification signature is to be applied to the link.  
15  
16 present\_class\_sig\_B\_modeA  
17 Controls presenting the classification signature that is used during the third class event and all subsequent class events  
18 over mode A (see 33.3.5) by the PD.  
19 Values:  
20 FALSE:The PD classification signature is not to be applied to the link.  
21 TRUE:The PD classification signature is to be applied to the link.  
22  
23 present\_class\_sig\_B\_modeB  
24 Controls presenting the classification signature that is used during the third class event and all subsequent class events  
25 over mode B (see 33.3.5) by the PD.  
26 Values:  
27 FALSE:The PD classification signature is not to be applied to the link.  
28 TRUE:The PD classification signature is to be applied to the link.  
29  
30 present\_det\_sig\_modeA  
31 Controls presenting the detection signature (see 33.3.4) by the PD over mode A.  
32 Values:  
33 invalid: A non-valid PD detection signature is to be applied to the link over mode A regardless of any  
34 voltage above Vreset applied to mode B.  
35  
36 valid:A valid PD detection signature is to be applied to the link over mode A regardless of any voltage  
37 above Vreset applied to mode B.  
38 either: Either a valid or non-valid PD detection signature may be applied to the link.  
39  
40 present\_det\_sig\_modeB  
41 Controls presenting the detection signature (see 33.3.4) by the PD over mode B.  
42 Values:  
43 invalid: A non-valid PD detection signature is to be applied to the link over mode B regardless of any  
44 voltage above Vreset applied to mode B.  
45  
46 valid:A valid PD detection signature is to be applied to the link over mode B regardless of any voltage  
47 above Vreset applied to mode B.  
48 either: Either a valid or non-valid PD detection signature may be applied to the link.  
49  
50

1 present\_mark\_sig\_modeA  
2 Controls presenting the mark event current and impedance (see 33.3.5.2.1) by the PD over mode A.  
3 Values:  
4 FALSE: The PD does not present mark event behavior.  
5 TRUE: The PD does present mark event behavior.  
6  
7 present\_mark\_sig\_modeB  
8 Controls presenting the mark event current and impedance (see 33.3.5.2.1) by the PD over mode B.  
9 Values:  
10 FALSE: The PD does not present mark event behavior.  
11 TRUE: The PD does present mark event behavior.  
12  
13 present\_mps\_modeA  
14 Controls applying MPS over mode A (see 33.3.7.10) to the PD's PI.  
15 Values:  
16 FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI.  
17 TRUE: The MPS is to be applied to the PD's PI.  
18  
19 present\_mps\_modeB  
20 Controls applying MPS over mode B (see 33.3.7.10) to the PD's PI.  
21 Values:  
22 FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI.  
23 TRUE: The MPS is to be applied to the PD's PI.  
24  
25 pse\_dll\_power\_level\_modeA  
26 A control variable output by the PD power control state diagram (Figure 33–50) that indicates the power level of the  
27 PSE by which the PD is being powered over mode A.  
28 Values:  
29 1: The PSE has allocated Class 3 power or less (default).  
30 2: The PSE has allocated Class 4 power.  
31 3: The PSE has allocated Class 5  
32  
33 pse\_dll\_power\_level\_modeB  
34 A control variable output by the PD power control state diagram (Figure 33–50) that indicates the power level of the  
35 PSE by which the PD is being powered over mode B.  
36 Values:  
37 1: The PSE has allocated Class 3 power or less (default).  
38 2: The PSE has allocated Class 4 power.  
39 3: The PSE has allocated Class 5  
40  
41

1

**This is not part of the base line**

pse\_dll\_power\_type was missing from the variable list and it is used in the state machine. In addition, For dual-signature PD it is not possible that different pse\_dll\_power\_type values for the same PSE port will be indicated by the PD as for the PSE type it is connected to. As a result pse\_dll\_powerType\_modeA and pse\_dll\_powerType\_modeB should be merged to pse\_dll\_powerType only.

2

3

**pse\_dll\_power\_type**

4

A control variable output by the PD power control state diagram (Figure 33-50) that indicates the PSE type connected as 1 or 2, see 79.3.2.4.1.

5

The PSE type will be set according to the pairset with the highest power capability.

6

7

Values:

8

1: The PSE is a Type 1 PSE, for a Type-1 PSE.

9

2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.

10

11

12

**pse\_power\_level\_modeA**

13

A control variable that indicates to the PD over mode A the level of power the PSE is supplying.

14

Values:

15

3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less.

16

4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less.

17

5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less.

18

19

**pse\_power\_level\_modeB**

20

A control variable that indicates to the PD over mode B the level of power the PSE is supplying.

21

Values:

22

3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less.

23

4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less.

24

5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less.

25

**To add to the TO DO LIST**

The variable:

pse\_power\_type should be generated by PD Type 3 and Type 4 dual-signature state machine (as pse\_power\_type is also needed to be generated by Type 3 and Type 4 single-signature PD state machine) in order to be used later by Figure 33-50 which is the DLL state machine and as a result need to be added also to 33.6.3.3 variable list.

They are not required for Type 3 and 4 single or dual-signature PD state machine.

26

27

**VPD\_modeA**

28

Voltage at the PD PI as defined in 1.4.425 over mode A.

29

30

**VPD\_modeB**

31

Voltage at the PD PI as defined in 1.4.425 over mode B.

32

33

1 **33.3.3.13 Type 3 and Type 4 dual-signature timers**

2 All timers operate in the manner described in 14.2.3.2 with the following addition. A timer is reset and stops counting  
3 upon entering a state where “stop\_x\_timer” is asserted.

4 `tpowerdly_timer_modeA`

5 A timer used to prevent class 4 Type 3 dual-signature PDs from drawing more than Type 1 power over mode A and  
6 class 5 Type 4 dual-signature PDs from drawing more than Class 2 power over mode A during the PSE’s inrush  
7 period; see  $T_{delay-2P}$  in Table 33–28.

8  
9 `tpowerdly_timer_modeB`

10 A timer used to prevent class 4 Type 3 dual-signature PDs from drawing more than Type 1 power over mode B and  
11 class 5 Type 4 dual-signature PDs from drawing more than Class 2 power over mode B during the PSE’s inrush  
12 period; see  $T_{delay-2P}$  in Table 33–28.  
13

**Editor to implement the latest changes regarding using long class event instead of short MPS terms regarding `do_class_timing_modeA/B` functions.**

14

15 **33.3.3.14 Type 3 and Type 4 dual-signature functions**

16 `do_class_timing_modeA`

17 This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the  
18 length of the class event over mode A. The class event timing requirements are defined in Table 33–26. This function  
19 returns the following variable:

20 `short_mps`: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable  
21 is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values:

22 TRUE: The PSE uses Type 3, 4 MPS requirements.

23 FALSE: The PSE uses Type 1, 2 MPS requirements.  
24

25

26

27 `do_class_timing_modeB`

28 This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the  
29 length of the class event over mode B. The class event timing requirements are defined in Table 33–26. This function  
30 returns the following variable:

31 `short_mps`: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable  
32 is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values:

33 TRUE: The PSE uses Type 3, 4 MPS requirements.

34 FALSE: The PSE uses Type 1, 2 MPS requirements.  
35

36

37

38


39

40

41

1 33.3.3.15 Type 3 and Type 4 dual-signature state diagrams


2 Make the following changes on page 135 on Figure 33-33—Type 3 and Type 4 dual-signature PD state diagram for Mode A.



3 Figure 33-33 Mode A Dual-signature Type 3 and Type 4 PD  
4  
5  
6


7 Make the following changes on Page 136 on Figure 33-33—Type 3 and Type 4 dual-signature PD state diagram for Mode A (continued).

8 Editor to follow the changes made in schindler\_02\_0916.pdf regarding




12 Change the exits from DLL\_ENABLE in Figure 33-33 page 136 and Figure-34 page  
13 138 should to match with the exits in Figure 33-32 page 129 with the prefix  
14 **\_modeA** per the approved remedy for comments on this subject.  
15  
16  
17  
18  
19

Make the following changes on page 137 in Figure 33-34—Type 3 and Type 4 dual-signature PD state diagram for Mode A.



Make the following changes in:  
Figure 33-34—Type 3 and Type 4 dual-signature PD state diagram for Mode B (continued), Page 138



Change the exits from DLL\_ENABLE in Figure 33-33 page 136 and Figure-34 page 138 should to match with the exits in Figure 33-32 page 129 with the prefix **\_modeB** per the approved remedy for comments on this subject.

## 1 Suggested Remedy –Option B

2 Make the following changes:

3 The following are the requirements for dual-signature PD state machine over each modeA and  
4 modeB. The dual-signature state machine shall be implemented over each pairset for mode A  
5 and mode B independently unless otherwise specified. All the parameters that applies to mode A  
6 and mode B are denoted with the suffix “\_modeY” where “Y” can be “A” or “B”. A parameter that  
7 ends with the suffix “\_modeY” may have different values for mode A and mode B.

### 8 33.3.3.11 Type 3 and Type 4 dual-signature constants

9

<b>This is not part of the base line</b>
--

Work need to be done to verify that single signature and dual-signature state machine and their variable list are sync with DLL state machines Figure 33-49 and Figure 33-50.
---

10

11 *Editor Note: DLL PSE and PD power control state diagram (Figure 33-49 and Figure 33-50) need to*  
12 *be evaluate and sync with the single signature and dual-signature PD state machine.*

13

14 The PD state diagram uses the following constants:

15 VReset

16 Reset voltage per pairset (see Table 33–26)

17 VReset\_th

18 Reset voltage threshold per pairset (see Table 33–26)

19 VMark\_th

20 Mark event voltage threshold per pairset (see Table 33–26)

21

22 pd\_req\_class\_modeA\_modeY

23 A constant indicating the requested Class of the PD over mode Ymode A.

24 Values:

25 1: The PD requests Class 1.

26 2: The PD requests Class 2.

27 3: The PD requests Class 3.

28 4: The PD requests Class 4.

29 5: The PD requests Class 5.

30

31 ~~pd\_req\_class\_modeB~~

32 ~~A constant indicating the requested Class of the PD over mode B.~~

33 ~~Values:~~

34 ~~1: The PD requests Class 1.~~

35 ~~2: The PD requests Class 2.~~

36 ~~3: The PD requests Class 3.~~

37 ~~4: The PD requests Class 4.~~

38 ~~5: The PD requests Class 5.~~

39

40

### 33.3.3.12 Type 3 and Type 4 dual-signature variables

The PD state diagram uses the following variables:

`mdi_power_required_modeYmodeA`

A control variable indicating that over `mode YmodeA`, the PD is enabled and should request power from the PSE by applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the PSE sourcing power. A variable that is set in an implementation-dependent manner.

Values:

FALSE:PD functionality is disabled.

TRUE:PD functionality is enabled.

~~`mdi_power_required_modeB`~~

~~A control variable indicating that over mode B, the PD is enabled and should request power from the PSE by applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the PSE sourcing power. A variable that is set in an implementation-dependent manner. Values:~~

~~FALSE:PD functionality is disabled.~~

~~TRUE:PD functionality is enabled.~~

#### **This is not part of the base line**

When dual-signature DLL is enabled, it is enabled for both pairset. As a result `pd_dll_enabled` variable is the same for both modeA and modeB.

~~`pd_dll_enabled_modeA`~~

~~A variable indicating whether the Data Link Layer classification mechanism is enabled over mode A.~~

~~Values:~~

~~FALSE:Data Link Layer classification is not enabled.~~

~~TRUE:Data Link Layer classification is enabled.~~

~~`pd_dll_enabled_modeB`~~

~~A variable indicating whether the Data Link Layer classification mechanism is enabled over mode A.~~

~~Values:~~

~~FALSE:Data Link Layer classification is not enabled.~~

~~TRUE:Data Link Layer classification is enabled.~~

`pd_max_power_modeYmodeA`

A control variable indicating the max power that the PD may draw from the PSE over `mode YmodeA`. See power classifications in Table 33–28.

Values:

1: PD may draw Class 1 power

2: PD may draw Class 2 power

3: PD may draw Class 3 power

4: PD may draw Class 4 power

5: PD may draw Class 5 power

~~`pd_max_power_modeB`~~

~~A control variable indicating the max power that the PD may draw from the PSE over modeB. See power classifications in Table 33–28.~~

~~Values:~~

~~1: PD may draw Class 1 power~~

~~2: PD may draw Class 2 power~~

~~3: PD may draw Class 3 power~~

~~4: PD may draw Class 4 power~~

1           5: PD may draw Class 5 power

2  
3     pd\_reset\_ modeYmodeA

4     An implementation-specific control variable that unconditionally resets the PD state diagram over mode A-Y to the  
5     OFFLINE\_ modeYmodeA\_ state.

6     Values:

7           FALSE: The device has not been reset (default).

8           TRUE: The device has been reset.

9  
10    ~~pd\_reset\_modeB~~

11    ~~An implementation-specific control variable that unconditionally resets the PD state diagram over mode B to the~~  
12    ~~OFFLINE\_modeB state.~~

13    ~~Values:~~

14           ~~FALSE: The device has not been reset (default).~~

15           ~~TRUE: The device has been reset.~~

16  
17    pd\_undefined\_ modeYmodeA

18    A control variable that indicates that the PD is in an undefined condition over mode YmodeA. The PD may or may  
19    not show a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class  
20    current, may or may not show MPS and may change the pse\_power\_level\_modeA variable.

21    Values:

22           FALSE: The PD is in a defined condition (default).

23           TRUE: The PD is an undefined condition.

24  
25    ~~pd\_undefined\_modeB~~

26    ~~A control variable that indicates that the PD is in an undefined condition over mode B. The PD may or may not show~~  
27    ~~a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class current, may~~  
28    ~~or may not show MPS and may change the pse\_power\_level\_modeB variable.~~

29    ~~Values:~~

30           ~~FALSE: The PD is in a defined condition (default).~~

31           ~~TRUE: The PD is an undefined condition.~~

32  
33  
34    power\_received\_ modeYmodeA

35    An indication from the circuitry that power is present on the PD's PI over mode YmodeA.

36    Values:

37           FALSE: The input voltage does not meet the requirements of VPort\_PD in Table 33–28.

38           TRUE: The input voltage meets the requirements of VPort\_PD.

39  
40    ~~power\_received\_modeB~~

41    ~~An indication from the circuitry that power is present on the PD's PI over mode B.~~

42    ~~Values:~~

43           ~~FALSE: The input voltage does not meet the requirements of VPort\_PD in Table 33–28.~~

44           ~~TRUE: The input voltage meets the requirements of VPort\_PD.~~

1 present\_class\_sig\_A\_modeYmodeA  
2 Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over  
3 mode YmodeA.  
4 Values:  
5 FALSE:The PD classification signature is not to be applied to the link.  
6 TRUE:The PD classification signature is to be applied to the link.  
7  
8  
9 ~~present\_class\_sig\_A\_modeB~~  
10 ~~Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over~~  
11 ~~mode B.~~  
12 ~~Values:~~  
13 ~~FALSE:The PD classification signature is not to be applied to the link.~~  
14 ~~TRUE:The PD classification signature is to be applied to the link.~~  
15  
16 present\_class\_sig\_B\_modeYmodeA  
17 Controls presenting the classification signature that is used during the third class event and all subsequent class events  
18 over mode AY (see 33.3.5) by the PD.  
19 Values:  
20 FALSE:The PD classification signature is not to be applied to the link.  
21 TRUE:The PD classification signature is to be applied to the link.  
22  
23 ~~present\_class\_sig\_B\_modeB~~  
24 ~~Controls presenting the classification signature that is used during the third class event and all subsequent class events~~  
25 ~~over mode B (see 33.3.5) by the PD.~~  
26 ~~Values:~~  
27 ~~FALSE:The PD classification signature is not to be applied to the link.~~  
28 ~~TRUE:The PD classification signature is to be applied to the link.~~  
29  
30 present\_det\_sig\_modeYmodeA  
31 Controls presenting the detection signature (see 33.3.4) by the PD over mode AY.  
32 Values:  
33 invalid: A non-valid PD detection signature is to be applied to the link over mode A regardless of any  
34 voltage above Vreset applied to mode B.  
35  
36 valid:A valid PD detection signature is to be applied to the link over mode A regardless of any voltage  
37 above Vreset applied to mode B.  
38 either: Either a valid or non-valid PD detection signature may be applied to the link.  
39  
40 ~~present\_det\_sig\_modeB~~  
41 ~~Controls presenting the detection signature (see 33.3.4) by the PD over mode B.~~  
42 ~~Values:~~  
43 ~~invalid: A non-valid PD detection signature is to be applied to the link over mode B regardless of any~~  
44 ~~voltage above Vreset applied to mode B.~~  
45 ~~=~~  
46 ~~valid:A valid PD detection signature is to be applied to the link over mode B regardless of any voltage~~  
47 ~~above Vreset applied to mode B.~~  
48 ~~either: Either a valid or non-valid PD detection signature may be applied to the link.~~  
49  
50 present\_mark\_sig\_modeA-modeY  
51 Controls presenting the mark event current and impedance (see 33.3.5.2.1) by the PD over mode AY.  
52 Values:  
53 FALSE:The PD does not present mark event behavior.  
54 TRUE:The PD does present mark event behavior.  
55  
56

1 present\_mark\_sig\_modeB

2 Controls presenting the mark event current and impedance (see 33.3.5.2.1) by the PD over mode B.

3 Values:

4 ~~FALSE: The PD does not present mark event behavior.~~

5 ~~TRUE: The PD does present mark event behavior.~~

6  
7 present\_mps\_modeAmodeY

8 Controls applying MPS over mode A-Y (see 33.3.7.10) to the PD's PI.

9 Values:

10 FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI.

11 TRUE: The MPS is to be applied to the PD's PI.

12  
13 present\_mps\_modeB

14 Controls applying MPS over mode B (see 33.3.7.10) to the PD's PI.

15 Values:

16 ~~FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI.~~

17 ~~TRUE: The MPS is to be applied to the PD's PI.~~

18  
19  
20 pse\_dll\_power\_level\_modeA-modeY

21 A control variable output by the PD power control state diagram (Figure 33-50) that indicates the power level of the PSE by which the PD is being powered over mode A-Y.

22 Values:

23 1: The PSE has allocated Class 3 power or less (default).

24 2: The PSE has allocated Class 4 power.

25 3: The PSE has allocated Class 5

26  
27  
28 pse\_dll\_power\_level\_modeB

29 A control variable output by the PD power control state diagram (Figure 33-50) that indicates the power level of the PSE by which the PD is being powered over mode B.

30 Values:

31 ~~1: The PSE has allocated Class 3 power or less (default).~~

32 ~~2: The PSE has allocated Class 4 power.~~

33 ~~3: The PSE has allocated Class 5~~

34  
35 **This is not part of the base line**

For dual-signature PD it is not possible that different pse\_dll\_power\_type values for the same PSE port will be indicated by the PD as for the PSE type it is connected to. As a result pse\_dll\_powerType\_modeA and pse\_dll\_powerType\_modeB should be merged to pse\_dll\_powerType only.

36  
37 pse\_dll\_power\_type

38 A control variable output by the PD power control state diagram (Figure 33-50) that indicates the PSE type connected to mode Y as 1 or 2, see 79.3.2.4.1.

39 Values:

40 1: The PSE is a Type 1 PSE, for a Type-1 PSE.

41 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.

1 pse\_power\_level\_modeAmodeY  
2 A control variable that indicates to the PD over mode ~~A~~Y the level of power the PSE is supplying.  
3 Values:  
4 3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less.  
5 4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less.  
6 5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less.  
7  
8 ~~pse\_power\_level\_modeB~~  
9 ~~A control variable that indicates to the PD over mode B the level of power the PSE is supplying.~~  
10 ~~Values:~~  
11 ~~3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less.~~  
12 ~~4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less.~~  
13 ~~5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less.~~  
14

### **To add to the TO DO LIST**

The variable:

pse\_power\_type should be generated by PD Type 3 and Type 4 dual-signature state machine (as pse\_power\_type is also needed to be generated by Type 3 and Type 4 single-signature PD state machine) in order to be used later by Figure 33-50 which is the DLL state machine and as a result need to be added also to 33.6.3.3 variable list.

They are not required for Type 3 and 4 single or dual-signature PD state machine.

15  
16  
17 VPD\_modeAmodeY  
18 Voltage at the PD PI as defined in 1.4.425 over mode ~~A~~Y.  
19  
20 ~~VPD\_modeB~~  
21 ~~Voltage at the PD PI as defined in 1.4.425 over mode B.~~  
22

### **33.3.3.13 Type 3 and Type 4 dual-signature timers**

24 All timers operate in the manner described in 14.2.3.2 with the following addition. A timer is reset and stops counting  
25 upon entering a state where "stop x\_timer" is asserted.

26 tpowerdly\_timer\_modeAmodeY  
27 A timer used to prevent class 4 Type 3 dual-signature PDs from drawing more than Type 1 power over mode ~~A~~Y and  
28 class 5 Type 4 dual-signature PDs from drawing more than Class 2 power over mode ~~A~~Y during the PSE's inrush  
29 period; see Tdelay-2P in Table 33-28.  
30  
31 ~~tpowerdly\_timer\_modeB~~  
32 ~~A timer used to prevent class 4 Type 3 dual signature PDs from drawing more than Type 1 power over mode B and~~  
33 ~~class 5 Type 4 dual signature PDs from drawing more than Class 2 power over mode B during the PSE's inrush~~  
34 ~~period; see Tdelay-2P in Table 33-28.~~  
35

36

37

38

### 33.3.3.x4 Type 3 and Type 4 dual-signature functions

**Editor to implement the latest changes regarding using long class event instead of short MPS terms regarding do\_class\_timing\_modeY.**

do\_class\_timing\_modeAmodeY

This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the length of the class event over mode AY. The class event timing requirements are defined in Table 33–26. This function returns the following variable:

short\_mps: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values:

TRUE: The PSE uses Type 3, 4 MPS requirements.

FALSE: The PSE uses Type 1, 2 MPS requirements.

~~do\_class\_timing\_modeB~~

~~This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the length of the class event over mode B. The class event timing requirements are defined in Table 33–26. This function returns the following variable:~~

~~short\_mps: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values:~~

~~TRUE: The PSE uses Type 3, 4 MPS requirements.~~

~~FALSE: The PSE uses Type 1, 2 MPS requirements.~~

#### Make the following changes in Figure 33-33:

1. Change the title of figure 33-33 on page 135 as follows:

“Figure 33–33—Type 3 and Type 4 dual-signature PD state diagram for ~~mode X~~mode Y”

2. Change the title of figure 33-33 on page 136 as follows:

“Figure 33–33—Type 3 and Type 4 dual-signature PD state diagram for ~~mode X~~mode Y (continued)”

#### 3. Make the following changes in Figure 33-33 on page 135.

DO\_CLASS\_EVENT5 and DO\_MARK\_EVENT4 is missing the suffix “\_modeY”.

#### 4. Make the following changes in Figure 33-33 on both pages 135 and 136:

Replace all parameters with the suffix “modeA” with “~~mode X~~mode Y”

#### 5. Make the following changes in Figure 33-33 on page 136:

-Replace “pse\_dll\_power\_level\_modeA” with “pse\_dll\_power\_type ~~mode X~~mode Y.

-Replace “!pd\_dll\_enabled\_modeA” with “!pd\_dll\_enabled”.

-Replace “pse\_dll\_power\_level\_modeA” with “pse\_dll\_power\_type.

-Replace “pse\_power\_level\_modeA > 3” with “pse\_power\_type > 3”

- 1 -Replace “pse\_power\_level\_modeA = 3” with “pse\_power\_type = 3”
- 2
- 3 **6. Make the following changes in Figure 33-34 on page 137 and 138:**
- 4 Delete Figure 33-34 on pages 137 and 138.
- 5
- 6 7. The revised Figure 33-33 is attached below (two pages)




Figure 33-33—Type 3 and Type 4 dual-signature PD state diagram for Mode Y



1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11

Base Line ends here

### Revision History

#	Revision	Draft	Changes made
1	002	1.8	-----
2	003	2.0	1. Deleting unused variables.  2. Deleting suffix "modeA" from pd_dll_enabled and delete pd_dll_enabled_modeB  3. pse_dll_power_type was added.  4. Figures 33-33 and 33-34 where updated accordingly.
3	004		Optional solution to further simplifying dual-signature state machine was added (Option B). Suffix "X" was changed to "Y" since "X" is used in other places.

12