

0.0.0.1 MAC-PHY RATE ADAPTATION state diagrams

0.0.0.1.1 MAC-PHY RATE ADAPTATION state diagram variables

crs_rx is asserted by the MAC-PHY rate matching receive state machine to control CRS

TX_EN is the TX_EN signal of the MII as specified in Clause 22

tx_buffer_empty is set when the PHY's transmit FIFO is empty.

crs_tx is asserted by the MAC-PHY rate matching transmit state machine to control CRS

CRS is CRS signal of the MII as specified in Clause 22. It is asserted when either of crs_tx or crs_rx are true.

$CRS \leq crs_tx + crs_rx$

rx_frame_available is set when the PHY's receive FIFO contains one or more complete frames

RX_DV is the RX_DV signal of the MII as specified in Clause 22

tx_rx_simultaneously is true if the MAC is capable of transmitting and receiving simultaneously in half duplex mode.

crs_and_tx_en_infer_col is true if the MAC-PHY interface infers a collision when TX_EN and CRS are both true simultaneously.

0.0.0.1.2 MAC-PHY RATE ADAPTATION state diagram timer


rate_matching_timer

Timer used in rate matching state machine
Duration: 1120 ns, tolerance +/- 100 ppm.

The timer is restarted on entry to the WAIT_FOR_TIMER_DONE state with the action: 'Start rate_matching_timer'. It is then tested in the exit condition with the expression 'rate_matching_timer_done'.


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54




MAC-PHY rate matching transmit state machine

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54



MAC-PHY rate matching receive state machine



Carrier Sense state diagram

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54