# The TSN use case for the MIURA microlaunchers

#### September 18th, 2024

jorge.sanchez@navtiming.safrangroup.com

SAFRAN





01 Motivation. TSN for New Space 04 | TSN for Miura: Traffic classes & Topology

02 The Miura Microlaunchers: Miura 1 & Miura 5

03 | System Design & Architecture 05 | Experimental validation & Results

06 Conclusions & Lessons learned





# Motivation. TSN for New Space



## **TSN for New Space**

- Standards-driven designs
- Low-cost, COTS components
- Automotive-grade SoC
- Real-time RTEMS
- FPGA-based TSN design
- Low footprint & resource usage

gPTP (802.1AS)	Reservation (802.1Qcc)	Redundancy
TAS (802.1Qbv)	Preemption (802.1Qbu & Qbr)	(802.1CB)

Early application of TSN in aerospace for microlaunchers
 Development kickstarted before P802.1DP





# **TSN** as a control & communication backbone for Aerospace

TSN is a promising solution for aerospace. It could supersede the traditional alternatives (e.g., fieldbuses) given its determinism, large data rates, and its interoperability.

Criteria	MIL-STD 1553B	CAN (CAN FD)	Space Wire	SpaceFibre	Standard GigaEthernet
<b>Reduced Cost</b>		+			++
Speed	- 1 Mbps	- 1 Mbps (8 Mbps)	++ 200 Mbps	+++ 2,500 Mbps	+++ 1,000-10,000 Mbps
Determinism /Reliability	++	++	++	++	-
Cable Length (at max speed)	+ 6.1m for transformer -coupled stubs	+ 40m	_ 10m	++ 100m (expected)	++ 200m
Scalability	++	++	+	+	+++

Usual alternatives for aerospace





SAFRAN



## The Miura Microlaunchers: Miura 1 & Miura 5



## **Overview of the Miura Vehicles**

- Reusable microlaunchers from PLD Space
- Carry payloads of up to 500 kg to the low Earth orbit
- Places Spain as the 10th country with direct access to space

#### Miura 1: Sounding rocket & demonstrator

Launched on October 7<sup>th</sup>, 2023!



#### Avionics Board FPGA TSN design 4-Port, FPGA-based switch Real-time RTEMS OS

- Custom Ethernet drivers
- Native gPTP integration (Novelty)
- RT task support for avionics
- Standards-driven design
- Low-cost, COTS components
- Automotive-grade Z-7030 SoC
- "New Space" paradigm of design
- Single-engine sounding rocket
- ✓ Carry small payloads of up to 300 kg to LEO

#### Miura 5: Commercial Vehicle

Ongoing development



- Expected launch at the end of 2025/early 2026
- Larger payloads (up to 500 kgs) & reusable
- Larger vehicle with 5 engine modules and correspondingly higher TSN network complexity
- Same avionics as Miura 1
  - 4-Port FPGA TSN switch with RTEMS OS





# System design & Architecture



## **Embedded** avionics with FPGA-based TSN

 Our TSN nodes for avionics use COTS components and a design approach suitable for the "New Space": affordability, open and interoperable standards, agile design, and reusability.

#### System architecture on a Zynq-7000 SoC device





- ✓ Embedded ARM processor for RTEMS.
- Additional I/O: CAN, GPIO, FMC, ...

Image credit: Ref. [2]



## Real-time RTEMS. Determinism down to the "last inch" for TSN

#### Safe, real-time execution with key differences from other general-purpose OS environments.

#### Embedded avionics must ...

- Reliably execute different types of tasks.
- Harness real-time OS to schedule transmission during available slots.

Types	Periodic	Monitoring, control loops, emission of housekeeping messages, etc.
of tasks	Sporadic	(one-time) alarms, other system events, network controls, configuration protocols.



#### Image credit: Ref. [2]





# TSN for Miura: Traffic classes & Topology



## The use case of Miura 1

	Adupt 1 Counding Decket	-	New Space Vehicle: Low-cost mission, standards-based development.
(ESA GETDEN)	IVIIORA I SOUNDING ROCKEL	-	Suborbital flight → No Radiation hardening, automotive-grade components.
	_	<b>COTS Platform:</b> Zynq-7000 SoCs, Ethernet, TSN, low FPGA footprint.	

Network topolog	Traffic classes		Communication requirements	
PN1 Payload Ring OBC RF Module VIDEO	PN <sub>k</sub> : Payload Nodes N <sub>i</sub> : Sensor Nodes ECU: Engine Control Unit	Handle the different l Critical Commands	ree main traffic classes with evels of criticality: • Express & Redundant Forwarding. • 10 packets/ms with 400-B payload. • High priority.	<ul> <li>→ Implement robust, deterministic avionics bus</li> <li>GCL Settings, Routing, TSN Architecture - Determinism better than 50 μs (15</li> </ul>
N5	GND: Ground node		L]	hops) - Latency lower than 500 μs (10 hops)
Main Ring N3		Telemetry	<ul> <li>Express Forwarding.</li> <li>10 packets/ms with 400-B payload.</li> <li>Medium priority.</li> </ul>	<b>TAS, 802.1Qbu &amp; 802.3br</b> - Reduced jitter - Bounded delivery
N2				802.1CB
ECU N1 GND Image credit: Ref. [1]		Video	<ul> <li>Preemptable Forwarding</li> <li>Best-Effort @ 20 Mbps with 1500-B payload.</li> </ul>	- Data robustness



## The use case of Miura 5

- Commercial-grade microlauncher for carrying payloads of up 500 kg to LEO
- Larger, more complex vehicle than the demonstration platform of Miura 1 → Levies new requirements and greater complexity for the control network, traffic classes, system topology

Network topology	Traffic classes	Communication requirements
<ul> <li>Two coupled redundant rings</li> <li>1st &amp; 2nd Stage</li> </ul>	Critical Commands	<ul> <li>All flows transmitted redundantly using 802.1CB</li> </ul>
<ul> <li>Payload, OBC, Sensor, and Engine control modules</li> </ul>	<ul> <li>e.g., high-prio telemetry, mission commands ,</li> </ul>	Statically configured paths over the
<ul> <li>✓ 5-engine vehicle → Larger network &amp; additional traffic classes</li> </ul>	<ul> <li>Medium Priority</li> <li>e.g, mission commands, telemetry,</li> </ul>	TSN to transport highly critical messages
<ul> <li>Convergence of lower-priority monitoring, high-priority control traffic, and mission commands over the same, copper-based</li> </ul>	Best Effort	for engine control, node reports,
Ethernet links	<ul> <li>e.g, some sensor reports,</li> </ul>	<ul> <li>resilience to single-point of failure for data &amp; synchronization</li> </ul>
	High-priority gPTP	<ul> <li>Underlying gPTP synchronization with built-in robustness using the best master clock algorithm (BMCA)</li> </ul>



# Analysis. Miura in the framework of 802.1DP (I)

Communication requirements	802.1DP Analysis		
Determinism			
<ul> <li>Bus determinism of 1 ms with worst-case latency of 1 ms over 15 hops</li> <li>Worst-case closed control loop cycle of 50 ms</li> </ul>	<ul> <li>In keeping with ~ [1 – 100] ms range</li> <li>Loose jitter requirement up to latency limit</li> </ul>		
Synchronization			
<ul> <li>Less than 0.5 ms</li> <li>Realizable: ~ 100 ns with Avnu-based implementation of gPTP</li> <li>Built-in resilience with support for BMCA</li> <li>Single synchronization domain</li> <li>Software service on RTEMS with FPGA support for HW time-stamping</li> </ul>	<ul> <li>Within expected performance</li> <li>Could add support for additional domains</li> <li>Replace BMCA with FTTM</li> </ul>		
Network resilience			
<ul> <li><i>"Detect any change and reconfigure/adapt the network within 2 ms"</i></li> <li>Data traffic → zero-time recovery with FRER</li> <li>System synchronization → less than 300 ns during BMCA execution during 1 s</li> </ul>	<ul> <li>No network recovery time appears to be specified in the aerospace profile</li> <li>Definition of upper/lower bounds could benefit the design of new systems and applications</li> </ul>		



# Analysis. Miura in the framework of 802.1DP (II)

Communication requirements	802.1DP Analysis
Number of Hops	
<ul> <li>Worst case of 15 hops for end-to-end transmission of all types of traffic</li> </ul>	<ul> <li>Within desirable future use for aerospace systems</li> </ul>
Topology	
<ul> <li>Two redundant communication rings per launcher stage</li> <li>All flows, including BE, are sent redundantly using 802.1CB between the nodes</li> <li>Redundant timing paths also available through topology and BMCA</li> </ul>	<ul> <li>Adheres to one of the proposed topologies for aerospace</li> <li>P802.1DP could suggest topology templates per vehicle type: e.g., launchers, aircraft, satellites,</li> </ul>
Number of streams	
<ul> <li>32 streams per switch</li> <li>70 overall flows routed redundantly over the network</li> </ul>	<ul> <li>Lightweight TSN design with reduced number of flows</li> <li>Less than the lower bounds of 802.1DP</li> </ul>



# Analysis. Miura in the framework of 802.1DP (III)

802.1DP Analysis		
<ul> <li>Synchronous TSN design partially conformant to Type 2 bridges</li> </ul>		
<ul> <li>Up to 32 streams per switch as expected in lower bound of 802.1DP</li> <li>P802.1DP could propose 802.1Qbu &amp; 802.3br to further increase stream isolation</li> </ul>		
<ul> <li>Choice of copper-based links as customary</li> <li>No support for jumbo frames or FCoT</li> </ul>		

SAFRAN

# Analysis. Miura in the framework of 802.1DP (IV)

Communication requirements	802.1DP Analysis
Bandwidth & Link utilization	
<ul> <li>Realizable rate on wire of 1-Gb/s Ethernet over copper links</li> <li>Utilization threshold below 10% of realizable rate for final application</li> </ul>	<ul> <li>Actual utilization well below 50%, as expected in 802.1DP</li> </ul>
Security & Integrity	
<ul> <li>Data integrity guaranteed through the use of redundant stream transmissions</li> <li>No provisions yet for more advanced data integrity and security mechanisms</li> </ul>	<ul> <li>Integrity through 802.1CB</li> <li>P802.1DP could specify mechanisms such as MACSec or a Root of Trust for data security and to prevent tampering</li> </ul>
System Monitoring	
<ul> <li>System health information transmitted in-band as specific TSN streams</li> <li>This includes debugging messages with the operation of the gPTP synchronization stack</li> </ul>	<ul> <li>Monitoring supplied as additional system data, as expected in 802.1DP</li> </ul>



# Analysis. Miura in the framework of 802.1DP (V)

Communication require	802.1DP Analysis		
End-to-end determinism			
<ul> <li>Real-time applications synchronized to the network</li> <li>Determinism down to the "last inch": <ul> <li>Network time + TAS Schedule + App scheduling in RTEMS tied to TAS Schedule</li> </ul> </li> </ul>		<ul> <li>Compliance with the upper bound of determinism</li> <li>P802.1DP could provide interfaces &amp; methods for "last-inch" determinism, e.g. PTM for PCIe-based systems &amp; PTP</li> </ul>	J.,
Configuration			
<ul> <li>Static configuration linked into binaries for the avionics firmware</li> <li>Generated at a centralized system configuration module aware of topology &amp; traffic classes</li> </ul>		<ul> <li>Static, centralized configuration applied offline, as expected in 802.1DP</li> </ul>	
Certification			
<ul> <li>Common misconception → "There is no ESA certification"</li> <li>Studying new programs and missions to further advance our design</li> </ul>		<ul> <li>P802.1DP could consider the provision of design guidelines to streamline the transition to specialized aerospace certification activities</li> </ul>	of



# **Opportunities for advancement**

#### Time Synchronization

- Support greater number of synchronization domains
- Implement a specialized FTTM module

a)

d)

 Research holdover modes as an alternative to maintain synchronization accuracy during system recovery

#### RT & Determinism to "the last inch"

- MIURA features the RT RTEMS OS with synchronized apps to the network
- P802.1DP could benefit from specifying standardized interfaces and methodologies for synchronizing apps to the network and its corresponding GCL schedule.

#### Security & Integrity

- Protection against unauthorized tampering and component authentication could be addressed by defining **Root of Trust** mechanisms
- Data Integrity & Security could be addressed through the implementation of MACSec

#### Certification

- Suggest FPGA/ASIC design rules to streamline subsequent design certification efforts
- Suggest best practices and design templates for early qualification for certification

#### Real-time & Critical messages

 Support 802.1Qbu & 802.3br for reduced jitter and enhanced stream isolation

b)

C)

e)





# **Experimental** validation & Results



## Some results from the Miura boards



#### Traffic shaping with preemption

- Peak-to-peak: 750 ns Std.Dev.: 20 ns
- gPTP peak-to-peak < 100 ns
- No losses with link failures

![](_page_20_Figure_7.jpeg)

#### End-to-end latency

![](_page_20_Figure_9.jpeg)

Tau (s)

#### **Baseline latency test**

- 4 hops & No GCL shaping
  - ~ 23 µs @ 60 B (4 hops)
  - ~ 35.48 µs @ 300 B (4 hops)

#### FPGA footprint (Xilinx Z7030 SoC)

FPGA Primitives	VLAN + Redundancy	Dropper	TAS + Preemption	Switching Interconnects	Common Infrastructure (DMA, MAC, TSU,)	Total Resource Utilization
Slice Registers	4550	2090	3170	1490	12840	39%
Slice LUT	4160	1120	1820	1800	10440	57%
BRAM	3,5	0	20	9	12	53%
DSP	8	34	0	0	0	13%
MMCM + PLL	0	0	0	0	1	40%

Overall ~ 50% utilization for Z7030 SoC devices

Overall ~30% utilization for Z7045 SoC devices

![](_page_20_Picture_19.jpeg)

![](_page_21_Picture_0.jpeg)

# **Conclusions & Lessons learned**

![](_page_21_Picture_3.jpeg)

## Conclusions

Miura has pioneered an early application of TSN for aerospace with significant performance results which can benefit from including the latest specifications from 802.1DP. Likewise, we believe that some lessons learned from our experience with Miura (and beyond) could further improve the definition of 802.1DP.

Real-time OS	New Space Design	TSN results for aerospace
<ul> <li>RTEMS RT OS, as commonly used in avionics</li> <li>Custom interface to synchronize applications to the network</li> <li>Native gPTP implementation</li> </ul>	<ul> <li>Use of commercial, off-the-shelf elements (COTS) with fast development &amp; standards (TSN, Ethernet)</li> <li>Industrial- &amp; automotive-grade components</li> </ul>	<ul> <li>gPTP synchronization @ ~ 100 ns</li> <li>E2E latency over 15 hops lower than 200 μs</li> <li>Worst-case GCL-shaped jitter of up to ~700 ns</li> <li>Robust timing and data transfer with BMCA and FRER, respectively</li> <li>Reduced FPGA footprint: 50% (Z7030) &amp; 30% (Z7045)</li> </ul>
Prelimary TSN for Space	Certification	Lessons learned for 802.1DP
<ul> <li>gPTP, TAS w/preemption, VLAN tagging, FRER, preemptable MAC</li> <li>Scalable EPGA-based design</li> </ul>	<ul> <li>*There is no ESA certification*</li> <li>Ongoing: Trying to locate suitable programs to advance our design</li> </ul>	<ul> <li>Certification processes &amp; best practices could be addressed</li> <li>Explore new methods for timing robustness, such as holdover modes</li> <li>Improve stream isolation and reduce jitter with 802.1Qbu &amp;</li> </ul>
<ul> <li>Scalable FFGA-based design</li> <li>Lightweight implementation with 32 streams per node</li> </ul>	<ul> <li>P802.1DP could suggest best practices &amp; design rules to simplify the start of a certification process</li> </ul>	<ul> <li>802.3 br</li> <li>Standardize interfaces to synchronize apps with the network for RT OS environments</li> <li>Consider the use of MAC Sec &amp; Root of Trust</li> </ul>

![](_page_22_Picture_4.jpeg)

# **POWERED BY TRUST**

![](_page_23_Picture_2.jpeg)

## References

 J. Sanchez-Garrido et al., "Implementation of a time-sensitive networking (TSN) Ethernet bus for
 [1] microlaunchers," in IEEE Transactions on Aerospace and Electronic Systems, doi: 10.1109/TAES.2021.3061806.

Jorge Sánchez Garrido, Luis Medina Valdés, Rafael Rodríguez, Javier Díaz, "Cost-optimized TSN
 [2] platform for aerospace applications based on RTEMS OS," presented at TSN/A Conference, [Online], Oct. 7-8, 2020.

J. Sanchez-Garrido, "Time-sensitive networks based on ultra-accurate synchronization mechanisms,"

[3] Ph.D. dissertation, Dept. Comp. Arch. Tech., Univ. Granada, Granada, Spain

 L. Medina, M. Melara, and L. Cercós. "An IPCORE for Deterministic Ethernet via Time Sensitive Networking (TSN) light implementation: challenges and opportunities", in 13th ESA Workshop
 [4] ADCSS. Noordwijk, The Netherlands, Nov. 12-14, 2019. [Online]. Available: https://indico.esa.int/event/323/contributions/5043/attachments/3745/5201/12.30\_-\_\_\_\_An\_IPCORE\_for\_Deterministic\_Ethernet\_via\_TSN\_...\_.pdf

![](_page_24_Picture_7.jpeg)