

Generic PHY Specification

Harry Peng hpeng@nortelnetworks.com


Goal

- Standard 802 and T1X1 PHY support
- Future proving the specification
 - Generic Framing Process (GFP)
 - T1X1 and ITU
 - SONET/SDH
 - OTN
- Define frame format on medium
- Define Physical specification
 - Various applications


802 MAC Model: ethernet



Frame Formats



Generic Reconciliation Sublayer



- Generic RS
 - Generic frame structure
 - Generic Packet transfer interface
- Physical Media Component (PMC)
 - Word level flow control
 - $X^{43}+1$ scrambling
 - Framing
 - Idle frame
 - Frame Delineation
 - HEC
 - SONET/SDH frame
- PMD
 - CDR


RS Physical Specifications

- 40G SPI-5
- 10G SPI-4 phase 2
 - 16 bits
 - 800 M clock
 - LVDS
- 2.5G SPI-3 and below
 - 8/32 bit interface
 - Up to 104 MHz clock
 - LVTTTL
- 622 and below SPI-3 8 bits
 - PL-2
 - LVTTTL

Support for Logical channels

Word level flow control

Mapping of Primitives



Management Issues

- No Management interface to PHY
- Management object for interface
 - Clock speed and bus width
 - Logical channel provision
 - FIFO provision
- Indications for PHY stats
 - FIFO status
 - Rx fault stats
 - Remote fault stats, no hw consequence action
 - Interface types SPI-5, SPI-4, and SPI-3/PL2
 - For SPI-3/PL2
 - Interface clock selection
 - Interface Bus width

Conclusion

- Separate Reconciliation sublayer from ethernet
- Generic RS to support for emerging Standard for SONET/SDH and other Generic packet Process:
 - OTN
- For various ring BW
 - Physical specifications: SPI-n and PL-2