


# Upstream Clock Synchronization

---

Glen Kramer  
glen.kramer@teknovus.com


# Synchronization Issues

- OLT adjusts gain and recovers clock during special burst preamble (SyncTime)
- OLT cannot use FEC until it knows where FEC codewords start
- OLT should be able to lock on 66-bit block boundary and on FEC codeword boundary on pre-FEC (uncorrected) data



# How to Lock on 66-bit Block Boundary?

- For sync time, use special 66-bit pattern with low auto-correlation, s.t. any cyclic shift by  $n$  bits ( $n= 1..65$ ) results in many errors
- Different DC-balanced 66-bit patterns exist that provide minimum Hamming distance = 30 for any bit shift



# Example of Sync Pattern


Input Data (first RS transfer / second RS transfer)	Sync		Bit fields								
	[0]	[1]	[2]								[65]
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	0	1	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	
Z <sub>0</sub> Z <sub>1</sub> Z <sub>2</sub> Z <sub>3</sub> /Z <sub>4</sub> Z <sub>5</sub> Z <sub>6</sub> Z <sub>7</sub>	1	0	0x1e "01111000"	C <sub>0</sub>	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>
Z <sub>0</sub> Z <sub>1</sub> Z <sub>2</sub> Z <sub>3</sub> /S <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	1	0	0x33	C <sub>0</sub>	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	
S <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	1	0	0x78	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	
T <sub>0</sub> Z <sub>1</sub> Z <sub>2</sub> Z <sub>3</sub> /Z <sub>4</sub> Z <sub>5</sub> Z <sub>6</sub> Z <sub>7</sub>	1	0	0x87	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	
D <sub>0</sub> T <sub>1</sub> Z <sub>2</sub> Z <sub>3</sub> /Z <sub>4</sub> Z <sub>5</sub> Z <sub>6</sub> Z <sub>7</sub>	1	0	0x99	D <sub>0</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	
D <sub>0</sub> D <sub>1</sub> T <sub>2</sub> Z <sub>3</sub> /Z <sub>4</sub> Z <sub>5</sub> Z <sub>6</sub> Z <sub>7</sub>	1	0	0xaa	D <sub>0</sub>	D <sub>1</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> T <sub>3</sub> /Z <sub>4</sub> Z <sub>5</sub> Z <sub>6</sub> Z <sub>7</sub>	1	0	0xb4	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /T <sub>4</sub> Z <sub>5</sub> Z <sub>6</sub> Z <sub>7</sub>	1	0	0xcc	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> T <sub>5</sub> Z <sub>6</sub> Z <sub>7</sub>	1	0	0xd2	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	C <sub>6</sub>	C <sub>7</sub>	
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> D <sub>5</sub> T <sub>6</sub> Z <sub>7</sub>	1	0	0xe1	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	C <sub>7</sub>	
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> T <sub>7</sub>	1	0	0xff	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	

Z <sub>0</sub> Z <sub>1</sub> Z <sub>2</sub> Z <sub>3</sub> /Z <sub>4</sub> Z <sub>5</sub> Z <sub>6</sub> Z <sub>7</sub>	1	0	0x1e	0x6b	0x2e	0x23	0x45	0x0e	0x31	0x2b	0x19
--	---	---	------	------	------	------	------	------	------	------	------

- No reserved values
- Maximum run length = 3 (except code field)
- DC-balanced

# Generating Sync Pattern

- Generating special sync pattern is trivial



In this state, the laser is being turned on. The data Detector's FIFO contains exactly the number of IDLES sufficient to cover laser\_on + SyncTime.

**Data Detector can replace all stored IDLES with a special sync pattern**

# How to Delineate FEC Codewords?


---

- The FEC decoder needs to know precisely where FEC codewords start
- It is enough to find the start of the first codeword in the burst. All consecutive codewords will be delineated automatically.
- To find the start of the first codeword, it is enough to find the end of sync sequence

# How to Find End of Sync?

---

- Make the last sync 66-bit block unique (call it **burst delimiter**).
- Choose the last block to have high Hamming distance with sync pattern
  - For example, **burst delimiter = inverted sync pattern**
- When burst delimiter is found with less than N bit errors, the receiver knows that the next block will be the beginning of a FEC codeword.



# Burst Delimiter Pattern

- Burst delimiter pattern should have large Hamming distance from Sync Pattern
- In the following example, the Hamming distance is 56

**Sync Pattern**  
(repeat  $n$  times)

$Z_0Z_1Z_2Z_3/Z_4Z_5Z_6Z_7$	1	0	0x1e	0x6b	0x2e	0x23	0x45	0x0e	0x31	0x2b	0x19
-----------------------------	---	---	------	------	------	------	------	------	------	------	------

**Complement**


**Burst Delimiter**  
(repeat once)

$Z_0Z_1Z_2Z_3/Z_4Z_5Z_6Z_7$	1	0	0x1e	0x14	0x51	0x5c	0x3a	0x71	0x4e	0x54	0x66
-----------------------------	---	---	------	------	------	------	------	------	------	------	------




# Considerations for Scrambler

- Sync pattern should not be scrambled to guarantee low auto-correlation. Data Detector is below scrambler, so it is OK.
- But the FEC codewords are scrambled. To allow receiver to synchronize the scrambler, there should be 1 scrambled IDLE 66-bit block before the FEC codeword.



# Required Data Detector Modifications



When the laser is off and the first non-idle 66-bit block enters the data detector, replace FIFO contents with

**sync pattern + burst delimiter + 1 IDLE block**

# FIFO Replacement Procedure

- The replacement happens just before the first non-idle block is added to the FIFO
- If FIFO contains N 66-bit blocks...
  1. Replace blocks 2..N-1 by Sync Pattern (X)
  2. Replace block 1 by Burst Delimiter (Y)
  3. Keep block 0 unchanged

