Thread Links			Date Links
Thread Prev	Thread Next	Thread Index	Date Prev	Date Next	Date Index

XAUI SJ jitter test

To: "'Tom Lindsay'" <Tom.Lindsay@xxxxxxxxx>
Subject: XAUI SJ jitter test
From: "Rogers, Shawn" <s-rogers@xxxxxx>
Date: Tue, 6 Mar 2001 10:32:10 -0600
Cc: HSSG <stds-802-3-hssg@xxxxxxxx>
Sender: owner-stds-802-3-hssg@xxxxxxxx

Tom, I'm asking you this as I seem to recall from the Jan Interim you presented on the Annex 48A jitter test approach. If I am in error please forgive me.

In D2.1, Clause 47, Page 285, Figure 47-8 shows Sinusoidal Jitter Tolerance Mask that requires 0.1UI SJ tolerance up to 20Mhz. Can you or anyone on the reflector describe how this limit can be tested. I am told that the HP 3G and 12G BERTs can only modulate up to 10Mhz.

Regards,

Shawn Rogers

Follow-Ups:
- Re: XAUI SJ jitter test
  - From: Tom Lindsay
- Re: XAUI SJ jitter test
  - From: Joel Goergen

Prev by Date: Re: XAUI SJ jitter test
Next by Date: P802.3ae plan for WG ballot - advance notification and access to draft 2.2
Prev by thread: RE: LVDS /ECL interfaces
Next by thread: Re: XAUI SJ jitter test
Index(es):
- Date
- Thread