RE: Clause49 Clock Tolerance adjustment
Justin,
It is covered in 49.2.4.7 for idle deletion and insertion and in 49.2.4.10
for sequence ordered set deletion.
Pat
-----Original Message-----
From: Justin Gaither [mailto:jgaither@xxxxxxxxxxxxxxx]
Sent: Monday, April 02, 2001 11:01 AM
To: 802.3ae
Subject: Clause49 Clock Tolerance adjustment
Pat,
Let say I have a system with a 10GBase-R PCS using XGMII to drive a
RS/MAC. Where is the +/-100ppm clock tolerance adjustment handled? In
Clause 48 it is discussed in context of removing the ||R|| columns.
However I dont see any mention of it in Clause 49.
justin
--
Justin Gaither Phone: 512-306-7292 x529
RocketChips a Division of Xilinx Fax: 512-306-7293
500 N. Capital of TX Hwy.
Bldg 3 email: jgaither@xxxxxxxxxxxxxxx
Austin, TX 78746 WWW: www.rocketchips.com