Thread Links			Date Links
Thread Prev	Thread Next	Thread Index	Date Prev	Date Next	Date Index

Clause 48 (D3.0) Question - Deskew state machine

To: "HSSG (E-mail)" <stds-802-3-hssg@xxxxxxxx>
Subject: Clause 48 (D3.0) Question - Deskew state machine
From: Boaz Shahar <boazs@xxxxxxxxxxxx>
Date: Wed, 25 Apr 2001 11:05:05 +0300
Sender: owner-stds-802-3-hssg@xxxxxxxx


Rich,
Comparing the de skew state machine in D3.0 to D2.2, the state
BYTE_SLIP_WAIT was removed. As a result, if an ||A|| is "splitted" between
two consequtive lanes, it is counted as two (2) "deskew_error" events.

Is that the intention?

Thx.,
Boaz

Follow-Ups:
- Re: Clause 48 (D3.0) Question - Deskew state machine
  - From: Rich Taborek

Prev by Date: Re: Clause 48 (D3.0) Question - Deskew state machine
Next by Date: RE: Management PMA/PMD registers for XAUI
Prev by thread: RE: 10GE MIB ?
Next by thread: Re: Clause 48 (D3.0) Question - Deskew state machine
Index(es):
- Date
- Thread