Thread Links | Date Links | ||||
---|---|---|---|---|---|
Thread Prev | Thread Next | Thread Index | Date Prev | Date Next | Date Index |
Hello, I don’t know the whole technology, but I would like to suggest to overload the channel capacity measured by SNR by sending more bits in same period of time and use fec for errors correction, the gain in terms of speed will be visible. Ing. Tomas Pajda, CCNA, IEEE#93177474 Odoslané z aplikácie Outlook Pošta pre telefón s Windows 10
I will be holding P802.3bs Electrical Ad-Hoc meetings on Mondays in October, beginning Monday the 3rd at 8am Pacific and ending Monday the 24th. (Webex details below). Comment resolution on D2.0 identified a number of areas for further work, on which contributions are solicited: · Changing Jitter measurement test pattern to PRBS13Q · Assessing C2M margin with realistic connector crosstalk · Accounting for uncontrolled ISI in SNDR measurements. · Changing Module output transition time (min) spec to a slew time spec - If you wish to make a presentation on Monday 3rd, please send a pdf of the presentation by EOD Sunday 2nd October. Regards Andre Szczepanek (Electrical Ad Hoc chair)
|