Thread Links | Date Links | ||||
---|---|---|---|---|---|
Thread Prev | Thread Next | Thread Index | Date Prev | Date Next | Date Index |
All, The slides have now been uploaded to: http://www.ieee802.org/3/bs/public/adhoc/logic/index.shtml Thanks two both presenters for their contributions. Mark Gustlin From: Gary Nicholl (gnicholl) [mailto:gnicholl@xxxxxxxxx]
Mark, Have the files that were reviewed on the call this morning been posted yet ? Gary From: Mark Gustlin <mark.gustlin@xxxxxxxxxx> All, Just a reminder of the upcoming logic ad hoc meeting, the current agenda is: 200GbE alignment marker characteristics - Pete Anslow, Ciena
SSPR generation - Pete Anslow, Ciena Autocorrelation of PRBS13Q – Yasuo Hidaka, Fujitsu Thanks, Mark Gustlin From: Mark Gustlin [mailto:mark.gustlin@xxxxxxxxxx]
All, This is an announcement of next IEEE P802.3bs 200 Gb/s and 400 Gb/s Ethernet Task Force Logic Ad Hoc conference call opportunity. The call will take place on Thursday October 27th from 8:00am-10:00am PDT. If you are interested in presenting, please request a timeslot by Noon PDT on Tuesday October 25th. If there are no requests for presentations, the call may be cancelled. Thanks, Mark Gustlin Join
WebEx meeting |