Buffer in TDD PHYs

Presenter: Max Turner (max.turner@ieee.org) Project: IEEE P802.3dm - ISAAC Event: 2024 July 802 Plenary in Montreal, CAN

Contribution to: **IEEE**

EEE P802.3dm Task Force - ISAA

IETHERNOVIA

July 16th, 2024

IEEE Std 802.3ch-2020: 44.1.3 Relationship of 10 Gigabit Ethernet to the ISO/OSI reference model



AN = AUTO-NEGOTIATION SUBLAYER MDI = MEDIUM DEPENDENT INTERFACE PCS = PHYSICAL CODING SUBLAYER PHY = PHYSICAL LAYER DEVICE PMA = PHYSICAL MEDIUM ATTACHMENT

PMD = PHYSICAL MEDIUM DEPENDENT WIS = WAN INTERFACE SUBLAYER XGMII = 10 GIGABIT MEDIA INDEPENDENT INTERFACE * AUTO-NEGOTIATION IS OPTIONAL

Figure 44–1—Architectural positioning of 10 Gigabit Ethernet





Fundamental challenges in TDD links

- This presentation points out two fundamental issues with timedivision access schemes (TDD) to a medium
- The numbers given are examples only, tweaking those numbers will not solve the underlying problem
- The base assumtions are:
 - A link is operated at one specific line-rate in a half-duplex fashion, i.e. the line-rate in both directions is the same
 - The effective bandwidth available in any direction is controlled through the TDD acces time only, i.e. one direction can get more time at the linerate than the other
 - The MAC layer on each side uses a symmetric interface (MII) at line-rate, not at the effective bandwidth





TDD with symmetric line-rate and symmetric MII



VIRTUALIZING VEHICLE COMMUNICATION

Time Aware Shaper (TAS)¹: Delay vs. Bandwidth



Maximum available TAS bandwidth depends on the Ratio T_{GO}/T_{OC} , but TAS Delay (T_{LA}) depends on the absolute difference of T_{OC} - T_{GO} !

 T_{oc} ... OperCycleTime T_{Go} ... GateOpenTime T_{oc} = gaps+ ΣT_{Gox}

¹⁾ IEEE Std 802.1Qbv[™]-2015 Enhancements for scheduled traffic



Regular TAS queuing



- The link runs symmetrically at line-rate R
- UP TX is served by the Host/Bridge to transmit the control data (low BW r_A) UP to the Camera
- DOWN TX is served by the Camera to transmit the image data (high BW r_B) DOWN to the Host/Bridge

TUALIZING VEHICLE COMMUNICATION

• Since
$$r_B >> r_A \Rightarrow T_{GOB} >> T_{GOA}$$
 and $T_{OC} \approx T_{GOB}$

- A Burst of data (B_A) is waiting in UP TX as the Gate for A closes
- While the Gate for A is closed, more data is accumulated at (low BW) rate $\rm r_A$
- When the Gate for A opens (after $T_{\rm GOB}$), data is transmitted at line-rate R, while more data is accumulated at rate $\rm r_A << R$
- Before the Gate for A closes again at the end of the cycle ($T_{OC}=T_{GOA}+T_{GOB}$), all that data must have been transmitted to have an empty buffer

IEEE P802.3dm Task Force - ISAAC

6

Max. Delay of Flow A (for any $T_{LA} > T_{GOB}$): $R \times (T_{LA} - T_{GOB}) = B_A + r_A \times T_{LA}$ $T_{LA} \times (R - r_A) = B_A + R \times T_{GOB}$ $T_{LA} = \frac{B_A + R(T_{OC} - T_{GOA})}{R - r_A}$ Contribution to:

A simplified TDD example

- Run the TDD-Link at 10Gbit/s in both directions.
- We want to allocate a 100× greater BW to the Down direction than to the Up direction.
- In order to not violate Ethernet fundamentals, the 1 time unit Up needs to support at least a 1542Byte Frame; so the Up gate needs to be open for at least $T_{GOA} = 1.2336 \mu s$.
- Therefore: $100 \times 1.2336 \mu s$ = $123.36 \mu s$ = T_{GOB}
- Adding re-sync gaps of 0.3μ s, one can round this to the following simplified TDD cycle:

Up: $123.4\mu s + gap: 0.3\mu s + Down: 1.3\mu s + gap: 0.3\mu s = 125.3\mu s = T_{OC}$



Transmission delays in the simplified example



- An upstream Frame eligible for transmission on the Switch's TDD Link at instance \oplus of the TDD cycle must wait for 124 μ s
- A downstream Frame eligible for transmission on the Camera's TDD Link at instance @ of the TDD cycle must wait for $1.9\mu s$
- Instance ③ of the TDD cycle lies the Frame length before instance ②. I.e. the Frame is too long to be transmitted during the gate open time for Down, adding a maximum of 1.23μs to the delay at ②



Does the Gate have to be open for a full Frame? – No!

- If most upstream Frames are small, one could reduce the gate open time for Up to e.g. 0.1µs
- Allowing for splitting of a Frame if it is longer than the gate open time
- Also send split Frames in the Down direction, while still keeping the ratio: $100 \times 0.1 \mu s = 10 \mu s$
- Unfortunately, the re-sync gaps will likely not change, therefore the wasted time goes up



- Now a small upstream Frame eligible for transmission on the Switch's TDD Link at instance ① of the TDD cycle must wait for only 10.6µs – roughly a factor of 10 less!
- A downstream Frame eligible for transmission on the Camera's TDD Link at instance @ of the TDD cycle must wait for $0.7\mu s$ roughly a factor of 3 less
- The problem of the "guard band" is solved by not having to transmit full Frames, the full open time can be used





Need a Frame Buffer

- If the Medium is not available for transmission of a full Frame, its "fragments" must be buffered somewhere
- Option 1: Buffer in the PHY and use CSMA/CA half-duplex signalling from the PHY up to prevent new Frames to be transmitted across the MII
 - The PHY usually does not know about Frames
- Option 2: Buffer in the MAC and ...
 - Make sure only full Frames traverse the MII
 - No Idle-Symbols traverse the MII, when the Medium is not available





Using Preemption and EEE's LPI



VIRTUALIZING VEHICLE COMMUNICATION

Conclusion

- In TDD access schemes
 - The wait time of the lower effective bandwidth direction increases the lower the effective bandwidth is, if full Frames must be transmitted
 - If Frames are split between available open times, they need to be buffered somewhere and made available at the right time according to the TDD cycle
- Full-Duplex operation would be less complex
 - No wait times to access the half-duplex TDD controlled Medium
 - No Buffering of (split) Frames
 - No coordination effort with the TDD cycle





Max Turner

Utrechtseweg 75 NL-3702AA Zeist The Netherlands +49 177 863 7804

max.turner@ethernovia.com





ETHERNOVIA

Thank You for your attention!

Contribution to: 🚸 🛯 🗧 🗧