# Proposal for 100BASE-T1L PMA Training

Tingting Zhang Huawei Technologies

### Introduction

- Data-mode PCS is almost in place. The details of PMA training including training frame with InfoField, scrambling, and line coding have been discussed.
  - Tingting 3dg 02a 16 09 2024
  - ➤ Tingting 3dg 01 29 10 2024
  - <u>Riesco\_3dg\_01a\_09172024</u>
  - ➢ <u>Riesco\_3dg\_02\_10292024</u>
- This presentation gives a proposal for PMA Training frame, the scrambler, and line coding used for 100BASE-T1L.

### **PMA Training Frame**

- The PMA training frame follows a similar approach as in Clauses 97. During PMA training, the training frame with indicators is used to establish the PHY frame and block boundaries.
- Each training frame is composed of 16 partial PHY frames. Each partial PHY frame has 128 bits, aligned with the PHY frame without FEC.
- All the bits in each training frame are zero except:
  - The 2<sup>nd</sup> bit (in red) in every four partial PHY frames is set to 1 to align the PHY frames and facilitate scrambler synchronization.
  - > The 12-octet InfoField (in black shadow) in the 16<sup>th</sup> partial PHY frame.

PFC	0 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Training frame (PFC=15)						Training frame (PFC=31)																									
Training frame																															
PHY frame without FEC	0 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
without I LC																															
PHY frame with FEC		0				1			2	2				3			2	1				5				6			~	7	

### **PHY Control Infofield**

- A 12-octet InfoField is used during PMA training to exchange PHY Control information between link partners.
  - > Same approach as in Clauses 97, 149, and 165
  - > Small modifications to the Slave Message field and PHY capability bits
- 1-octet Message field (octet 7):
  - > Master: same as in Clauses 97, 149 and 165.
  - Slave: The timing\_lock\_OK<4> bit is replaced by a reserved bit (set to 0), since the Slave starts transmission after timing lock and the PCS synchronization.

	octet	1 octet 2	octet 3	3 octets	s 4/5/6	octet 7	0	ctets 8/9/	10	octets 11/1	2
	0xBF	3 0xA7	0x00	PFO	024	Message	MSG24	MSG24	MSG24	CRC16	
	i		Ma	ster Messag	e Field			Slave M	essage	Field	
PMA_s 7:6>		loc_rcvr_st <5>	tatus	en_slave_tx <4>	reserved <3:0>			PMA_sta <7:6>	te loc	_rcvr_status <5>	reserved < <b>4</b> :0>
00	)	0		0	0000			00		0	00000
00	)	0		1	0000			00		1	00000
00	)	1		1	0000			01		1	00000
01		1		1	0000				I		

### **PHY Control Infofield**

- 3-octet PHY capability bits (octets 8/9/10) sent during TRAINING (PMA\_state=00) are modified to include RS-FEC and sequence order set support capability (<u>Riesco 3dg 02 10292024</u>).
- 3-octet DataSwPFC24 (octets 8/9/10) bits, indicating the partial PHY frame count when the transmitter switches from PAM2 to PAM3, are used during COUNTDOWN (PMA\_state=01).
  - > DataSwPFC24 shall be set to an integer multiple of 16.

octet 1	octet 2	octet 3	octets 4/5/6	octet 7	octets 8/9/10	octets 11/12
0xBB	0xA7	0x00	PFC24	Message	PHY Capability Bits	CRC16

PMA state = 00

#### $PMA_state = 01$

octet 1	octet 2	octet 3	octets 4/5/6	octet 7	octets 8/9/10	octets 11/12
0xBB	0xA7	0x00	PFC24	Message	DataSwPFC24	CRC16

#### PHY capability bits (PMA\_state = 00)


Octet 8	Octet 9			Octet 1	0				
76543210	76543210	7	6	5	4	3	2	1	0
Rese	erved	SEQen	EEECn	trl[1:0]	RSen	R	ese	rve	d


- SEQen advertises support for sequence ordered sets
- EEECntrl[1:0] advertises the EEE abilities
- RSen advertises support for RS-FEC

#### Riesco\_3dg\_02\_10292024

### **PMA Training Scrambling**

- The training frame with embedded InfoField is XORed with the scrambler bits  $Sy_n[3:0]$  (also used in data mode) in nibble width. The 1<sup>st</sup> bit of each partial PHY frame is scrambled with  $Sy_n[0]$  (i.e.  $Scr_n[0]$ ).
  - > Setting the 1<sup>st</sup> bit of the first 15 partial PHY frames to zero, makes  $Scr_n[0]$  available on the 1<sup>st</sup> bit of each nibble except the InfoField, facilitating scrambler synchronization.
  - > Each partial PHY frame (128 bits) corresponds to 32 nibbles.
- The scrambled nibble  $ST_n[3:0]$  during training can be expressed as:





### PMA Training Modulation: 4B6B PAM2

- The scrambled nibble  $ST_n[3:0]$  is mapped to PAM2 6-tuple with bounded running disparity during PMA training.
- Each of the 16 4-bit values is associated with one of the nonnegative disparity (NND) 6-tuples, shown in the right table.
  - Each NND 6-tuple has a unique complementary code group (not in the table), generated by negating each element of the NND 6-tuple. Both 6-tuples correspond to the same 4-bit value.
- The running disparity (RD) at the transmitter is controlled as follows:
  - If both RD and the disparity of the 6-tuple associated with the 4bit value are positive, then the 6-tuple is negated before transmission.
  - > If RD is zero or the disparity of the 6-tuple corresponding to the 4-bit value is zero, then the random bit  $Sg_n$  determines whether to negate the 6-tuple before transmission.
  - > RD is recomputed after transmission of each 6-tuple.

4 bits input	NND PAM2 6-tuples											
0000	-1	1	-1	1	-1	1						
0001	-1	-1	1	1	-1	1						
0010	-1	1	1	1	1	1						
0011	1	-1	1	-1	1	1						
0100	-1	1	-1	1	1	-1						
0101	1	1	1	-1	1	-1						
0110	-1	1	1	-1	-1	1						
0111	-1	1	-1	-1	1	1						
1000	1	1	1	1	-1	-1						
1001	-1	-1	-1	1	1	1						
1010	-1	-1	1	-1	1	1						
1011	-1	-1	1	1	1	-1						
1100	1	1	-1	1	1	-1						
1101	-1	1	1	-1	1	-1						
1110	-1	1	1	1	-1	-1						
1111	1	1	-1	-1	1	1						

### PAM2 Training Sequence

- With the proposed 4B6B coding, the spectrum of the generated PAM2 training sequence has no spurs and is very close to that of 8B6T PAM3 (see <u>Tingting 3dg 01 29 10 2024</u>).
- Time-domain simulation (<u>Tingting 3dg 01 29 10 2024</u>) also demonstrates that:
  - In the case of 500m transmission, the Rx equalizer works stably when the transmit signal is switched from 4B6B PAM2 to 8B6T PAM3, regardless of the equalizer operation mode (traditional or PR).
  - The convergence speed for PAM2 is much faster than PAM3. This enables fast startup/retrain and leaves more time for the other device functions (e.g. processor) to start.

### Conclusion

- The proposed PMA Training frame uses similar approach as in Clauses 97, 149, and 165 with small modifications:
  - > Composed of 16 partial PHY frames with 128 bits per partial frame
    - The 2<sup>nd</sup> bit in every four partial PHY frames are set to 1, to establish PHY frame alignment and facilitate scrambler synchronization.
  - ➢ InfoField in the 16<sup>th</sup> partial PHY frame:
    - timing\_lock\_OK not used in the Salve Message field
    - modified PHY capability bits in <u>Riesco\_3dg\_02\_10292024</u>
    - DataSwPFC24 is an integer multiple of 16
  - > Scrambled with the data-mode scrambler bits  $(Sy_n[3:0])$  in a nibble width before being mapped to PAM2 6-tuple
- Using PAM2 sequence for 100BASE-T1L PMA training, as in Clause 97, 149, and 165
  - > 4B6B coding ensures the transmitted spectrum has no spurs and is close to that of 8B6T PAM3.
  - PAM2 enables more robust DSP with fast convergence, and stable performance during format switching regardless of the equalizer operation mode. It makes fast startup/retrain and long-distance transmission achievable.

## Q & A