Thread Links | Date Links | ||||
---|---|---|---|---|---|
Thread Prev | Thread Next | Thread Index | Date Prev | Date Next | Date Index |
Hello Cedric,You raise a very important point that application Google is 1st considering for 200G/lane is not the traditional DC where switch radix is 256/512 but instead AI nodes connected with torus arcitectrue.I assume these type of links would use some form of cache coherence protocol and not Ethernet, for lower latency.Even in the traditional Ethernet DC latency becoming more important now that CPU/Memory/Flash have become much faster. Given that network latency becoming IOP bottleneck the server-server needs to get tofew micro-seconds from current 10’s micro-seconds. This is why I believe even for Ethernet DC due to latency we don’t have much options beside PAM4 due to FEC latency. PAM4 optically will have definite advantageover higher order PAMx, but obviously the electrical channels to support 200G/lane are not there.If super-low latency is important for Google AI applications then you don’t have much option beside PAM4 given the FEC latency of PAM6/PAM8! Unlike 100G/lane eco-system where weallocated 0.1 dBo to support 4 electrical sub-link operating at 1E-5, I am afraid at 200G we will need to terminate the FEC in the module and the end-end latency will be 3 time the FEC latency!Thanks,
Ali Ghiasi
Ghiasi Quantum LLCOn Aug 2, 2020, at 12:18 PM, Cedric Lam (林 峯) <000011675c2a7243-dmarc-request@xxxxxxxxxxxxxxxxx> wrote:Chris:I cannot make the prediction you asked. What I can tell you is that machine learning (at least the one from Google) uses a torus architecture to construct the pod. This is public information. So the speed required per link is high (as there are not as high radix as the connections used to form Clos for DC fabric. WE should probably also ask the HPC guys. For those applications, super low latency is also very important. But the physical layer will be the same for short reach interconnects and both applications can cross leverage each other.On Sat, Aug 1, 2020 at 3:49 AM John D'Ambrosia <jdambrosia@xxxxxxxxx> wrote:Chris,
In the past the question you asked below has been used to justify the next speed, not the justification for the speed in question itself. So I am trying to understand your question. It would seem the question you want to ask would be related to 100G, not 200G.
Just trying to understand what you are getting at to see if additional data is needed.
Thanks
John
From: Chris Cole <chris.cole@xxxxxxxxxxx>
Sent: Saturday, August 1, 2020 1:20 AM
To: STDS-802-3-NGECDC@xxxxxxxxxxxxxxxxx
Subject: Re: [802.3_NGECDC] Input Requested for Beyond 400 GbE CFI
Hi Cedric
When do you think the 1st million optical transceivers with 200G I/O will ship? It can be any configuration; Nx200G, Nx400G, 800G, etc.
Chris
From: Cedric Lam (林 峯) <000011675c2a7243-dmarc-request@xxxxxxxxxxxxxxxxx>
Sent: Friday, July 31, 2020 9:35 AM
To: STDS-802-3-NGECDC@xxxxxxxxxxxxxxxxx
Subject: Re: [802.3_NGECDC] Input Requested for Beyond 400 GbE CFI
I can see 1x200G as something useful for server to TOR connections in the future and might be easy to add to the Ethernet family. I agree with you on the 2x200G. Also, bear in mind the limited distances that 200G lane can cover and the use cases. We see it mostly in the intra-DC applications.
On Fri, Jul 31, 2020 at 8:05 AM John D'Ambrosia <jdambrosia@xxxxxxxxx> wrote:
All,
I received a question after this week’s NEA meeting that I would like to get some feedback on from others.
The question was –
If 200 Gb/s per lane signaling were developed could efforts to define 200 GbE based on 1x200 Gb/s and 400 GbE based on 2x200 Gb/s be addressed.
I think it is actually a good question and important for me in developing the CFI Consensus deck and defining the SG chartering motion. As shown by the slide below - 200 Gb/s signaling is applicable to 200 and 400 GbE. 400 Gb/s serial signaling might also be applicable to 400 GbE.
My own personal opinion is that the whole 1x / 2x lanes would then need to be examined on a PHY basis – as we have seen some instances where 2x lanes don’t see market adoption.
<image001.jpg>
This also raises the question as to whether the study group would define more than one PAR. Based on the above text – I think there is an opportunity for that or another project that spins out efforts based on consideration of schedule.
So I would appreciate some feedback from individuals as it impacts the consensus deck
Thanks in advance.
John
To unsubscribe from the STDS-802-3-NGECDC list, click the following link: https://listserv.ieee.org/cgi-bin/wa?SUBED1=STDS-802-3-NGECDC&A=1
To unsubscribe from the STDS-802-3-NGECDC list, click the following link: https://listserv.ieee.org/cgi-bin/wa?SUBED1=STDS-802-3-NGECDC&A=1
To unsubscribe from the STDS-802-3-NGECDC list, click the following link: https://listserv.ieee.org/cgi-bin/wa?SUBED1=STDS-802-3-NGECDC&A=1
To unsubscribe from the STDS-802-3-NGECDC list, click the following link: https://listserv.ieee.org/cgi-bin/wa?SUBED1=STDS-802-3-NGECDC&A=1
To unsubscribe from the STDS-802-3-NGECDC list, click the following link: https://listserv.ieee.org/cgi-bin/wa?SUBED1=STDS-802-3-NGECDC&A=1