400 Gb/s Ethernet over Parallel MMF and 200 Gb/s Ethernet over Duplex MMF Call For Interest Consensus Presentation

IEEE 802.3

Draft 0.1

Agenda

- Overview Discussion
 - Presenter 1
- Presentations
 - Market Drivers
 - Presenter 2
 - Technical Feasibility
 - Presenter 3
 - Why Now?
 - Presenter 4
- Straw Polls

Introductions for today's presentation

Presenter and Expert Panel:

CFI Objectives

- To gauge the interest in 400 Gb/s Ethernet over parallel MMF and 200G Ethernet over duplex MMF.
- We do not need to:
 - Fully explore the problem
 - Debate strengths and weaknesses of solutions
 - Choose a solution
 - Create a PAR or 5 Criteria
 - Create a standard
- Anyone in the room may vote or speak

Overview: Motivation


Leverage previously standardized MACs and PHYs plus existing transceiver technology to develop cost-optimized higher speed multi-lane solutions over installed base as well as greenfield MMF cabling

Provide 400 Gb/s PMD for parallel cabling Provide 200 Gb/s PMD for duplex cabling

Global web-scale data centers and cloud based services – as well as the largest enterprise datacenters - are presented as leading applications.

Synergy with broader enterprise networking extends the application space and potential market adoption.

What Are We Talking About?



Leading Application Space for next generation Data Center Ethernet

- Optimized multi-lane interconnect for switch-toswitch & switch-to-router or router-to-transport connectivity
- Breakout of 400G to 100G may be used for high density or breakout to 100G servers



40 and 100 Gb/s have been deployed over an installed base of MMF

 There is a large installed base of duplex OM3 & OM4 MMF deployed for 10GBASE-SR

 There is a large installed base of parallel OM3 & OM4 MMF deployed for 40GBASE-SR4 and 100GBASE-SR4

How have 802.3ba and 802.3bm optics been used?

- 40G SR4
 - < 50% is breakout, as a means to creating larger 10G switch fabrics
 - > 50% is switch-to-switch links
- 40G BiDi and SWDM4
 - Proprietary solutions used in switch-to-switch connections
- 100G SR4
 - The 100G SR4 modules deployed in 2016 represent switch-to-switch and switch-to-router connections in Cloud and Largest enterprise DCs
 - Perhaps less likely to be used for breakout in cloud or large enterprise DCs (the early adopters), since 25G not expected to be a popular switch fabric speed there, where breakout to servers is accomplished with DAC cables
 - 100G Breakout may be popular in smaller enterprise DCs and campus networks (later adopters), where "25G may be the new 10G"
- 100G duplex over MMF
 - Proprietary solutions; not yet in market; two sources expected in 2017; could have been sold in 2016 if available

Existing and in-process Ethernet standards have prepared the ecosystem for new MMF PMDs

- 25 Gb/s electrical lanes
- 50 Gb/s electrical lanes
- 100 Gb/s MAC, PHYs, and PMDs
- 200 Gb/s MAC, PHYs, and PMDs
- 400 Gb/s MAC, PHYs, and PMDs

{Make this into a table with relevant information, 802.3 references}

Market applications of 400G short reach

- Initial use for low-cost switch-router & router-router in the cloud
 - Also in <u>largest</u> enterprise DCs on similar time frame
- Switch-to-switch links when rest of ecosystem ready
 - Needed when 100G servers arrive and perhaps sooner
 - Microsoft stated ToR to EoR need ASAP
- Breakout of 400G to 100G may be popular as for 40G-SR4, since "100G is the new 10G" in this space

 Placeholder for slide from major China cloud company describing their need for 400GBASE-SR4 Placeholder for 200Gb/s duplex market need



Placeholder for slide on 50G PAM4 feasibility with VCSELs


Placeholder for 2-wavelength over MMF feasibility

Placeholder for 4-wavelength over MMF feasibility



- Recent history shows that higher speeds over MMF are needed in the first year that new switch speeds are commercially available
- The existing 400GBASE-SR16 will not meet that need
- There is no 200Gb/s duplex MMF PMD

100GbE QSFP28 Consumption in 2016



- Taken together, SMF modules together have majority share
- But short-reach SR4
 modules had the greatest
 individual contribution to
 2016 shipments of
 QSFP28 modules

Slide courtesy of Dale Murray, LightCounting

Don't we already have a 400G Short Reach PMD? SR16

- SR16 not likely to be popular,
 - 32-fiber link with atypical connector will offset the low-cost nature of the transceiver.
 - Restricted to 16x25G interface (400GAUI-16)
 - No path to 400GAUI-8 without reverse gearbox
 - Restricted to CFP8 form factor;
 - If produced, may only see use for system test.
- SR4 likely available before DR4 and lower cost initially;
- FR8 could compete for same links on same timeframe, but SR4 expected to be lower cost

Missing features of current 400G Short Reach PMD

- Operate on same cabling as previous SR4 modules
 - No special connector
- Suitable for all 400G form factors
 - CFP8, QSFP-DD, OSFP
- No reverse gearbox with 400GAUI-8 interface

Why Now? – rewrite this as appropriate

50 Gb/s SERDES investment and development underway

- Ethernet rates becoming defined by the optimal implementation of these SERDES rates
- Necessary to enable data center architectures (radix) and practical implementations (chip packaging)

Web-scale data centers and cloud based services need Highly Cost optimized servers with >25GbE capability

Industry has recognized the value of leveraging common technology developments across multiple applications by implementing in multiple configurations of lanes.

Rapid standardization avoids interoperability challenges

Ethernet is immediately able to leverage technology for broader adoption and enable greater economy of scale

- There is no 50 Gb/s <u>Ethernet</u> single lane standardization effort under way
- There is no 200 Gb/s Ethernet standardization effort under way

Continuing Ethernet's success

Open and common specifications; Ensured Interoperability; Security of development investment

Contributor Page

Supporters (98 Individuals from 58 companies)

Supporters (2)



Call-for-Interest Consensus

 Should a study group be formed for "Next-gen MMF PMDs"?

• Y: N: 0 A:

Room count:

Participation

- I would participate in a "Next-gen MMF PMDs" study group in IEEE 802.3
 - Tally:
- My company would support participation in a "Next-gen MMF PMDs" study group
 - Tally:

Future Work


- Ask 802.3 at Thursday's closing meeting to form study groups
- If approved:
 - Request 802 EC to approve creation of the study groups on Friday
 - First joint study group meeting would be during Jan 2016 IEEE 802.3 interim meeting

Slides from November CFI as reference

I doubt many are useful?

200 Gb/s Ethernet Connectivity


- Enables DC fabric topology similar to 40 Gb/s and 100 Gb/s Ethernet
 - Switch to switch fabric interconnect
 - Single-mode and multi-mode fiber or AOC
 - Switch-to-Switch typical reaches 100m (MMF) to ~2km (SMF)



Network Demand for 200GbE

- As servers virtualize more applications, they drive more bandwidth into the network
- The network uplinks need to progress to higher speeds to match the server speeds
- 200GbE can provide a similar network infrastructure and oversubscription as servers migrate from 25GbE to 50GbE.

32 QSFP+ port Switch in 2012 4x10GbE Down, 40GbE up




32 QSFP28 port Switch in 2016 4x25GbE Down, 100GbE up



32 QSFP56 port Switch in 2020 4x50GbE Down, 200GbE up












E.g. 1:12f trunk cables 1x40GE→1x100GE→1x200GE using SR4 technology

Leverage of Industry investment

Technology	Nomenclature	Description	Status
Backplanes	100GBASE-KP4 & KR4	4 x 25 Gb/s backplane	IEEE 802.3bj Published
	CEI-56G-LR-PAM4	56 Gb/s PAM4	Straw Ballot
Chip-to-Module	CDAUI-8	8 x 50 Gb/s PAM4	IEEE P802.3bs in Task Force Rev
	CEI-56G-VSR-PAM4	60 Gb/s PAM4	Straw Ballot
Chip-to-Chip	CDAUI-8	8 x 50 Gb/s PAM4	IEEE P802.3bs in Task Force Rev
	CEI-56G-MR-PAM4	60 Gb/s PAM4	Straw Ballot
SMF Optical	400GBASE-FR8 & LR8	8 x 50 Gb/s PAM4	IEEE P802.3bs in Task Force
	400GBASE-DR4	4 x 100 Gb/s PAM4	Review
Module Form Factor	SFP56	1 x 50 Gb/s	Extension to Summary Document SFF-8402
	QSFP56	4 x 50 Gb/s	Extension to Summary Document SFF-8665

Optical Technical Feasibility



Today's high volume 40GbE and 100GbE SMF/MMF technology is directly extendable to 50GbE and 200GbE SMF/MMF applications



Connector/Cable/Backplane Technical Feasibility

Numerous industry demos showing 50G connector, cable and backplane capabilities

PAM4 & NRZ

Courtesy: TE

1m BP @ DesignCon 2015

Demonstrated with both 50G

-25 dB @

12.5 GHz

50G PAM4

Total Insertion Loss: ~35dB at 25.78G

5m Cable PAM4 Slicer

21.1dB SNR Pre-FFC BFR

Post-FEC BER

Courtesv: Inphi

Inphi

29" Backplane

Courtesy: Teraspeed Consulting - A Division of Samtec

BROADCOM DESIGNCON 2015 DEMOS

- 40G PAM4
- 40G PAM4 demo: error-free operation on 10m passive QSFP cable
- · No external intervention equalization, adaptation, FEC, are all on-chip
- ~30dB insertion loss, crosstalk

50G PAM4

- 50G PAM4 demo: error-free operation on 40in Molex Impel Meg6 Backplane designed for 100GBASE-KR4
- No external intervention equalization, adaptation, FEC, are all on-chip

~31dB insertion loss (not including test cables), crosstalk



50G PAM4 molex










-10 dB

http://www.ieee802.org/3/bs/public/adhoc/elect/15_0212/parthasarathy_01_0215_elect.pdf


design

<1F-15

Switch Chip Package Limitations (Avoiding Technical Infeasibility)




BGA package limitations require eventual migration to higher electrical lane speeds to support higher bandwidth switches



Current technology: ~
65mm supports up to ~ 6
Tb/s of at 25 Gb/s per lane

50 Gb/s I/O Efficiency

- Switch ASIC Connectivity limited by serdes I/O
- 50 Gb/s lane maximizes bandwidth/pin and switch fabric capability vs. older generation
- Single Lane port maximizes server connectivity available in single ASIC
- 50 Gb/s port optimizes both port count and total bandwidth for server interconnect



For a 128 lane switch:

Port Speed (Gb/s)	Lane Speed (Gb/s)	Lanes /port	Usable ports	Total BW
10	10	1	128	1280
25	25	1	128	3200
50	25	2	64	3200
50	50	1	128	6400
100	50	2	64	6400
200	50	4	32	6400

Using 50 Gb/s ports maximizes connectivity and bandwidth.


Switch Radix Capabilities

	Total Number of Ports Possible			
Total ASIC IO (Tb/s)	100G Ports @ 25G IO	200G Ports @ 50G IO	400G Ports @ 50G IO	
3.2	32	16	8	
4.8	48	24	12	
6.4	64	32	16	
9.6		48	24	
12.8		64	32	


Red: < current #
ports
Green: ≥ current #
ports

- For Leaf / Spine Switch Applications, networks need sufficient number of ports to minimize number of switch stages in the fabric
- Current topologies utilize 32 ports @ 100G per Leaf/ToR (and per switch silicon)
- Historically the number of ports have been maintained while total ASIC BW has increased
- Using 200G interfaces for leaf / spine applications enables a sufficient number of ports at a lower ASIC BW (i.e. earlier in time) than 400G interfaces

The new normal – multi-lane and re-use



Single lane and multiple lanes



As we progress with the trends around SERDES focus and multi-lane variants we also see that certain multiples have greater investment and focus.

4x consistent with existing implementation experience resulting in cost effective multi-lane solutions

1x (single-lane) always represents lowest cost solution (once technical and manufacturability issues are addressed).