




Current Foldback & Short Circuit Protection for Type 2 PSE

Thong Huynh
Maxim Integrated Products




Current Foldback for Type 2 PSE

- **Design Targets:**


- Keep PSE switch (MOSFET) power dissipation to within its SOA
- Allow PSE to sustain port power (at reduced current) during transient over load condition
- Protect against output port short circuit condition

- **PSE Requirements:**

- PSE port voltage range: 50V – 57V
- PSE $I_{port_MAX} = 720\text{mA}$ at 50V
- PSE $I_{lim_MAX} = 720\text{mA} \times 400/350 = 823\text{mA}$ at 50V
 - PSE must provide at least 823mA at $V_{port} = 50\text{V}$
 - PSE can reduce its current limit (foldback) when $V_{port} < 50\text{V}$
 - To control precisely the power dissipation in the MOSFET, it's better to specified the current limit foldback as a function of V_{ds} .



Current Foldback for Type 2 PSE




$$V_{ds} = V_{ps} - V_{port}$$

(neglect voltage drop across R_s)

$$V_{ps} = 57V \text{ maximum}$$


$$V_{port} = 50V \text{ minimum}$$

→ $V_{ds} = 57V - 50V = 7V$
minimum before the
controller can start
folding back







Maximum Safe Operation Area – 100V, 120mΩ MOSFET




This is roughly a constant power curve which limit this MOSFET power dissipation to ~30W for 75ms




Current Foldback for Type 2 PSE




Example: PSE current limit as a linear function of V_{ds}



Current Foldback for Type 2 PSE




MOSFET power dissipation as a function of V_{ds} . Peak power dissipation is 14.5W at $V_{ds} = 28V$



Current Foldback for Type 2 PSE

- **Summary:**

- In a type 2 PSE, A simple current foldback implementation can help maintain the PSE MOSFET in its safe operating area.
- Current foldback allows the PSE to sustain port power during transient condition.
- When there is a short circuit or gross over load that causes V_{port} drop below the operable voltage of the PD (30V), the PSE can/should turn off the power to the port to minimize power dissipation in the MOSFET



Specification Proposal

- To be added to section:
- 33.2.8.8 Output current – at short circuit condition
 - The PSE can reduce its output current to below I_{lim} minimum when V_{port} drops below 50V caused by a port overload condition
 - The PSE can turn off the port power TBD (3ms) after V_{port} drops to below 30V caused by a port overload condition after the inrush period

