

Vport ad hoc Current Limits July 2007

Fred Schindler
Cisco Systems

Andrew Smith
Anoop Vetteth
Bill Delveaux
Brian Buckmeir
Chad Jones
Christen Beia
Clay Stanford
Dan Dove
Daniel Feldman
David Law
David Lucia
Derick Koonce
Ferdinando Lari
Frank Yung
Fred Schindler
Geoff Thompson
Gianluca Sanità
Helen Kastner
Hugh Barrass
James Blanc
Jean F.
Jean Picard
Jeff Heath

Power Integration
Cisco Systems
Cisco Systems
Bel
Cisco Systems
ST Microelectronics
Linear Technology
HP Procurve Networking
Microsemi
3COM
SIFOS
Independent
ST Microelectronics
SystemX
Cisco Systems
Nortel Networks
Nokia Siemens Network
Cisco Systems
Cisco Systems
Indep. VC investigation R & D
AMI
Texas Instruments
Linear Technology

John Jetzt
Keith Hopwood
Ken Bennett
Larry Shorthill
Martin Patoka
Matthew Landry
Michael Altmann
Pavlick Rimboim
Ramesh Sastry
Raul Lozano
Riccardo Russo
Sajol Ghoshal
Sharon Dagon
Steve M
Taufique Ahmed
Thong Huynh
Thuyen Dinh
Tim Parker
Unidentified
Val Rybinski
Wael Diab
Yair Darshan
Youhoa Xi

Avaya
Phihong
SIFOS
NXP
Texas Instruments
Silicon Labs
Akros Silicon
Microsemi
Cisco Systems
Pulse
ST Microelectronics
Akros Silicon
AMI
AMI
Akros Silicon
Maxim
Pulse
Nortel Networks
unknown
Siemon
Broadcom
Microsemi
National Semiconductor

Three ad hocs with an average attendance of 19 people since the last IEEE meeting.
People that attended since the last IEEE meeting are shown in **bold**.


Agenda

- **Review current limit development.**
- **Motion for adoption of current limits.**
- **Next step.**

IEEE 802.3 vs IEEE 802.3at

- Reuses the legacy **in-rush** current limits.
- Raises **power-on** currents.
- Limits PD di/dt rates during power-on.
- Opens up the design space to allow:
 - Scaled legacy current thresholds
 - Aggressive fold back
 - An energy based limit

System In-rush and Power-on



Parameter		802.3	802.3at
I_{LIM}	max.	$\frac{450}{400} \frac{400}{350} \frac{P_{Port}}{V_{Port}}$	New
	min.	$\frac{400}{350} \frac{P_{Port}}{V_{Port}}$	
I_{CUT}	max.		
	min.	$\frac{P_{Port}}{V_{Port}}$	

System Concerns being addressed by I_{LIM}

- **Situations that lead to a PSE dv/dt rate that causes excess PD current demand.**


Multiple PDs reducing their load.

A PSE supply voltage change. ex/ Switching in a new power supply to deal with a power supply failure.

Creating the PSE SOA

(1) Peak PSE Current

- Maximum PSE voltage change 50 to 57 V; 7 V.
- Minimum path resistance
 $R_{\text{distribution}} + R_{\text{port}} + R_{\text{channel}}$
 $= 0.08 + 0.9 + 0.8 = 1.78 \Omega$
- Peak current = $7/1.78 = 3.9 \text{ A}$
 This is for an instantaneous change—which is not allowed.
- A 50 A current peak corresponds to a path resistance of 0.140Ω
- $t = 0$ when I_{port} first exceeds $I_{\text{CUT_MIN}}$



SOA = Safe Operating Area


The PSE droop transient permitted is to 46.2 V but is at a slow rate $0.03 \text{ V}/\mu\text{s}$.

Creating the PSE SOA

(2) Trace fusing equation

- Is valid from section 1 to section 3.
- Compliance shall be tested from $t = 1 \text{ mS}$.

$t < 1 \text{ ms}$, PSE designers test for short-circuit events to ensure the reliability of their design.




The source and parameters for the trace fuse equation are not documented. The equation was based on a time-scaled-version of I_{LIM} . The curve produced appears to be conservative (errors on the side of no damage by a factor greater than 10).

Creating the PSE SOA

(3) LPS implied limit

- 100 VA for 60 s over the operating range of 50 to 57 V.
- $100/57 = 1.75 \text{ A}$



Creating the PSE SOA

- **The PSE SOA curve ensures that:**
 - IEC 60950 limits are met.**
 - System damage does not occur.**
 - The PD receives the power it has requested.**
 - A large design space has been created.**
 - It is independent of the cable interoperability limits.**


Straw Poll: Do you support the SOA curve?

Y: > 20 N: 0

Creating the PD Current Boundary

(5) Average Current

- The PD is designed to draw less than $I_{\text{CUT_MIN}}$ with a static port voltage.
- PD power compliance may be checked over a period of 1 s, or using the green boundary.
- A PD design must remain within the green zone.



Note that segment 5 is less than $I_{\text{CUT_MIN}}$ when a PD has current transients above $I_{\text{CUT_MIN}}$ in order to ensure that class power is not exceeded.

Creating the PD Current Boundary


- **We need to reassess the need to mandating a PD current limit.**
- **Consider reusing the legacy requirement of imposing a PD current limit only when the PD capacitance exceeds 180 μF .**
- **This change permits PD:**
 - Current transients due to dv/dt and/or load demands.**
 - Simplifies many designs (no current limit).**
 - Permits practical PDs to draw the maxim power.**

Creating the PSE SOA

- A current limiting PSE


Provides I_{LIM} for T_{LIM}

PD power is removed above T_{LIM} or when Pclass has been exceed for 1 s.



- An energy limiting PSE

Provides enough power to ensure the system can operate within the green zone. PD power is removed above the energy base limit.



System with a PSE voltage transient


- A PSE voltage increases due to a significant load drop or PSE supply backup.
- The PSE charges the PD until the system voltages stabilize.
- Both types of PSEs may result in the same PD charge profile when the **path resistance** between the PSE and PD are high.
- PSE methods differ when PD current demand is not limited by the path resistance.

A current limiting PSE charges up the PD at a constant current I_{LIM} .

An energy limiting PSE charges up the PD at a current value determined by system resistance. This method is faster and places less stress on the PSE pass element.

$$R_{path} = R_{channel} + R_{PSE_TH} + R_{PD_TH}$$

Simplified System in Current Limit



I_{CUT_MIN}

$$I_{CPD} = I_{LIM_MIN} - I_{CUT_MIN}$$

Short channel


$R_{ch} = 0$, Constant I_{PD}
 IEEE 802.3 $T_{LIM} = 47$ ms
 IEEE 802.3at, $T_{LIM} = 12.6$ ms

Long channel

$R_{ch} = 20$ or 12.5Ω , Constant I_{PD}
 IEEE 802.3 $T_{LIM} = 43$ ms
 IEEE 802.3at, $T_{LIM} = 10.4$ ms

$$C_{PD} \frac{dv}{dt} < I_C$$

$$dt > C_{PD} \frac{dv}{I_C}$$



This simplified case assumes the PD always draws I_{CUT_MIN} .

IEEE 802.3 Concern

- A PD can legally draw 400 mA for 50 ms. Table 33-12, Item 4. A PSE can legally provide 400 mA for 50 ms. Table 33-5, Item 10 and 11.
- A system permitting this will not ensure interoperability when the PD is drawing its maximum allowable current and a PSE voltage transient occurs.

- **A system with the PSE centered within the middle of its allowable range is not interoperable!!!**

$$C \frac{dv}{dt} = i = 180 \mu F \frac{57V - 44V}{62.5mS} = 37.4mA = I_{PD} - 400mA, I_{PD} = 437mA$$

- **Proposed Solution:**
Recommend that no more than I_{CUT_MIN} be drawn by a PD with a static port voltage.

IEEE 802.3at will use correct methods to begin with.

The previous IEEE Task Force may have allowed I_{CUT_MAX} (PSE) to ensure circuits could accommodate this current value, but expected no more than I_{CUT_MIN} to be drawn normally by the PD.


Creating the PD Current Boundary

A PD can demand I_{CUT_MAX} for 3 mS.

A PD may demand up to segment-6 current due to a MDI dv/dt increase.

PSEs using energy based power transfer methods shall operate within this region.

PSEs using current limiting shall supply a constant current of at least I_{LIM_MIN} for at least T_{LIM_MIN} . $T_{LIM_MIN} = F(I_{LIM_MIN}, I_{CABLE})$




Creating the PD Current Boundary

(6) Transient Current

- A PD may draw I_{CUT_MIN} for 3 ms with a static port voltage. A PD may use the margin between where it operates and where the specification permits a PD to operate for its demand current.
- The specification should provide a system model to use.

Does the group want to have T_{LIM} include the extra 3 ms?

A PSE could supply I_{LIM_MIN} for $T_{LIM_MIN} + 3$ ms, and this would increase interoperability because a PD could then demand a load of I_{LIM_MIN} for 3 ms and support a worst-case MDI dv/dt. The value selected for T_{LIM} can reflect this consideration.



Creating the PD Current Boundary

Advantages of PD current limit.

A simpler specification and system operation.

No I_{CUT} , I_{LIM} , T_{CUT} , T_{LIM}

PSE dv/dt transients are handled by the PD.



PSE only monitors the SOA.

All known PD vendors (9) limit current at the PD now.


- No transient power above average, and the upper power limit is impaired by the tolerance of the current limit.

Do we want a PD current limit requirement?

If so, is a current limit of I_{CUT_MIN} acceptable?




Creating the PD Current Boundary



This shows a legacy PD within the proposed AT curve.


Creating the PD Current Boundary



This shows a proposed type-2 PSE AT/legacy curve.
Poll Type 2 PSEs may optionally power Type 1 PDs with Type 2 current limits
Y: 20 N: 0 A: 2

Creating the PSE SOA

$t < 1 \text{ ms}$
PSE designers test for short-circuit events to ensure the reliability of their design.



Compliance shall be tested from $t = 1 \text{ ms}$.

Does it make sense to create a specification for interoperability that is not tested? Is the follow text acceptable?

Have the IEEE specification:

Change the compliance time from 1 ms to 10 μs .

The current versus time curve is provided as a guideline below 10 μs and interoperable systems should support these guidelines.

Understanding the Current Limit Curve

PSEs shall turn-off power before this region is entered.


PSEs can turn-off power in this region.

PDs may operate in this region.


PSEs using energy based power transfer methods shall operate within this region.

PDs shall operate below I_{CUT_MIN} over a 1 second period with a static PSE voltage.

PSEs using current limiting shall supply a constant current of at least I_{LIM_MIN} for at least T_{LIM_MIN} . $T_{LIM_MIN} = f(I_{LIM_MIN}, I_{CABLE})$




PSE SOA




**In-rush & Power-on
as defined in IEEE 802.3**

A maximum change of 7V for a duration of $> 250 \mu\text{s}$ is possible for an interoperable system.

Change the focus from V_{PSE} to the voltage drop across the PSE pass element.



**Upper limit changes
and is defined by
the SOA**



**Power-on
IEEE 802.3at**

Poll

A load that results in greater than 10V across a compliant PSE pass element may have power removed.

Yea: 9

Nay: 0

Abstain: 0

Motion

Move that IEEE P802.3at adopt the SOA “shall remove power” proposal outlined in schindler_1_0719.pdf page 9.

P: Fred Schindler S: Yair Darshan

All present; Y: 29 N: 0 A: 3

802.3; Y: 21 N: 0 A: 1 => PASS

Move that Type 2 PSEs may optionally power Type 1 PDs with Type 2 current limits.

P: Fred Schindler S: Yair Darshan

All present; Y: 24 N: 0 A: 3

802.3; Y: 18 N: 0 A: 2 => PASS

Motion

Move that a PSE in the power on state may remove MDI power when the MDI voltage is out of specification.

P: Fred Schindler S: Yair Darshan

All present; Y: 30 N: 0 A: 4

802.3; Y: 19 N: 0 A: 0 => PASS

Next Step

- ???

Based on V15 Spreadsheet.

Collected Worst-case Current Limits

Load drop: 47/48 ports, short channel 5 μF , 29.5 W PD.

PSE voltage ramp: short channel 180 μF , 29.5 W PD.





Fig. 33C.4 undefined, $1 \text{ ms} < t < 2 \text{ ms}$



48 ports, $R_{\text{distribution}} = 80 \text{ m}\Omega$, $R_{\text{port}} = 0.9 \Omega$, $R_{\text{channel}} = 0.8 \Omega$ (short),
 $C_{\text{PD_ON}} = 5 \mu\text{F}$ (no ESR), SOA for 805 size resistor 1Ω in parallel with 1Ω ,
 1 A fuse ($1.98 \text{ A}^2\text{s}$), Generic NCH MOSFET, $V_{\text{DS}} = 10 \text{ V}$ @ $I_{\text{D}} = 14 \text{ A}$

Use Case: PSE load drop



A PSE providing 50 V at 600 mA with PDs consuming 29.5 W.

Use Case: PSE power supply backup



Current, time constant

Worst-case: 180 μ F.

Simplified System in Current Limit

Short channel

R_{ch} = 0, Constant I_{PD}

IEEE 802.3 T_{LIM} = 47 ms

IEEE 802.3at, T_{LIM} = 12.6 ms

IEEE 802.3

$$T_{LIM} > C_{PD} \frac{dv}{I_C}$$

$$T_{LIM} > 180 \mu F \frac{57-44}{400-350}$$

$$T_{LIM} > 47ms$$

IEEE 802.3at

$$T_{LIM} > 180 \mu F \frac{57-50}{820-720}$$

$$T_{LIM} > 12.6ms$$

Long channel

R_{ch} = 20 or 12.5 Ω, Constant I_{PD}

IEEE 802.3 T_{LIM} = 43 ms

IEEE 802.3at, T_{LIM} = 10.4 ms

**IEEE 802.3, Table 33-12
item 3, I_{port_peak} = 400 mA.**

$$dv_{MIN} > R_{ch} I_{LIM}$$

$$dv_{MIN} > 20 \Omega \times 400mA$$

$$dv_{MIN} > 8V$$

$$V_{PSE} = 57V, V_{PD} = 57 - 350mA \times 20 \Omega V = 49$$

$$T_{LIM} > 180 \mu F \frac{49-44-8}{400-350}$$

$$T_{LIM} > 43ms$$

$$dv_{MIN} > 12.5 \Omega \times 820mA$$

$$dv_{MIN} > 10.3V$$

$$V_{PSE} = 50V, V_{PD} = 41V @ 720mA$$

$$V_{PSE} = 57V, V_{PD} = 48V @ 720mA$$

$$T_{LIM} > 180 \mu F \frac{57-41-10.3}{820-720}$$

$$T_{LIM} > 10.4ms$$

93% of ad hoc okay this model (13/14).