

# Extended & Retracted Power v124


**Lennart Yseboodt, Matthias Wendt (Philips)**

**Yair Darshan (Microsemi)**

Philips Research

January 16, 2015

# Definitions



**Retracted Power:** PSEs are allowed to reduce the power allocated ( $P_{Class}$ ) below the power that would be required to support  $R_{Chan} = R_{Ch}$  if the PSE has additional information about the channel.

**Extended Power:** PDs are allowed to consume the power that the PSE has allocated for channel losses if the PD has additional information about the channel. The PD may not cause the PSE to source more than  $P_{Class}$ . This feature is proposed for 802.3bt Type 3 and 4 PSE/PDs.

Both features are useful and should be enabled/possible for bt.

# Conclusion

For Type 3&4, classes 6 and 7, the PD should be allowed to perform extended power without negotiation and the PSE should request (over L2) to perform power retraction because:

- Delivering power is the goal of PoE.  
More power = enable more applications.
- DLL is mandatory for PDs but not for PSEs
- Midspans should be able to support extended power
- PSEs need PD information (over LLDP) anyhow

This will require us to clarify the current text to indicate that a PSE must be able to supply  $P_{Class}$  as defined in Table 33-7, regardless of  $R_{Chan}$ . To enable retracted power a new LLDP TLV must be defined<sup>1</sup>.

---

<sup>1</sup>Proposed in: [yseyboodt\\_04\\_0115.pdf](#)

# Straw poll 1

For Type 3 and 4 (PSE & PD):

**Class 0-6** PSEs may perform retracted power, the text should be clarified to make this obvious.

**Class 7** PDs may perform extended power. (95W Type 4 power level).

Yes:

Abstain:

No:

## Straw poll 2

For Type 3 and 4 (PSE & PD):

**Class 0-5** PSEs may perform retracted power, the text should be clarified to make this obvious.

**Class 6-7** PDs may perform extended power. (60W /Type3 and 95W Type 4).

Yes:

Abstain:

No:



## Retracted power

For a PSE to lower the allocated power below the values in Table 33-7, it needs to know either the actual  $R_{\text{Chan}}$  or  $V_{\text{PD}}$ . Due to temperature changes or other dynamic effects<sup>2</sup> this needs to be monitored continuously during POWER\_ON stage. The most straightforward way for the PSE to learn  $V_{\text{PD}}$  is to communicate with the PD over DLL.

**The simplest, most robust way for the PSE to perform retracted power is with cooperation (LLDP) from the PD.**

---

<sup>2</sup>Increase in cable temperature increases cable loss, see [yseboodt\\_01\\_0115.pdf](#)

## Extended power

A PD that consumes more than  $P_{\text{Class\_PD}}$  will need to monitor  $I_{\text{Port}}$  continuously to make sure power consumption does not exceed the PSE lowerbound template current  $I_{\text{PSELT}}$  (33-7). To do so the PD needs to know  $V_{\text{PSE}}$  since it influences  $I_{\text{PSELT}}$ .

Several methods exist:

- Assume 57V. Very simple, but yields suboptimal power gain.
- Measure  $V_{\text{PD}}$  at load (optionally correct for rectifier voltage drop).
- Measure  $V_{\text{PD}}$  at zero-load (provided the PD can control the load).

**A PD is capable to perform extended power without cooperation from the PSE using simple measurements ( $V_{\text{PD}}$  and  $I_{\text{Port}}$ ).**



# Default behaviour

Proposed behaviour for PSEs and PDs.

<b>PSE Type</b>	<b>PD Class</b>	<b>Default behaviour</b>
Type 1		As in 802.3at
Type 2		As in 802.3at
Type 3	0-5	Retracted power
Type 3	6	Extended power
Type 4	7	Extended power

$P_{\text{Class}}$

$$P_{\text{Class}} = \left( V_{\text{PSE}} \cdot \left( \frac{V_{\text{PSE}} - \sqrt{V_{\text{PSE}}^2 - 4 \cdot R_{\text{Chan}} \cdot P_{\text{Class\_PD}}}}{2 \cdot R_{\text{Chan}}} \right) \right) \quad (\text{Eq. 33-3})$$

**Table 33–7—Physical Layer power classifications ( $P_{\text{Class}}$ )**

Class	Minimum power levels at output of PSE ( $P_{\text{Class}}$ )
0	15.4 Watts
1	4.00 Watts
2	7.00 Watts
3	15.4 Watts
4	$P_{\text{Type}}$ as defined in Table 33–11
<p>NOTE 1—This is the minimum power at the PSE PI. For maximum power available to PDs, see Table 33–18.</p> <p>NOTE 2—Data Link Layer classification takes precedence over Physical Layer classification.</p>	

# P<sub>Class</sub>

**Table 33–11—PSE output PI electrical requirements for all PD classes, unless otherwise specified**

11	Continuous output power capability in POWER_ON state	P <sub>Con</sub>	W	P <sub>Class</sub>		1, 2	See 33.2.7.10, Table 33–7.
12	PSE Type power minimum	P <sub>Type</sub>	W	$I_{Cable} \times (V_{Port\_PSE\ min})$		1, 2	See 33.1.4.

The PSE lowerbound template,  $I_{PSELT}$ , is defined by the following segments:

$$I_{PSELT}(t) = \left\{ \begin{array}{ll} I_{LIMmin} & \text{for } (0 \leq t < T_{limin}) \\ I_{Peak} & \text{for } (T_{limin} \leq t < T_{cutmin}) \\ \frac{P_{Class}}{V_{PSE}} & \text{for } (T_{cutmin} \leq t) \end{array} \right\}_A \quad (33-7)$$

where

$I_{LIMmin}$	is the $I_{LIM}$ min value for the PSE (see Table 33–11)
$t$	is the duration that the PI sources $I_{Port}$
$T_{limin}$	is $T_{LIM}$ min as defined in Table 33–11
$T_{cutmin}$	is $T_{CUT}$ min, as defined in Table 33–11
$I_{Peak}$	is $I_{Peak}$ , as defined in Equation (33–4)
$P_{Class}$	is $P_{Class}$ , as defined in Table 33–7
$V_{PSE}$	is the voltage at the PSE PI