



Only PD affects PD POWERUP Tnrush max.  
(Not the PSE Tnrush Timer..)

**Supporters:**  
Fred Schindler/ Seen Simply

IEEE802.3bt  
July 2015  
Rev 006

Yair Darshan

# Objectives

---

- To restore the PD linrush **end** time reference point to IEEE 802.3-2012 with the necessary changes made for 802.3bt.
  - (linrush **end** time reference point in D1.1 page 96 lines 27-28) is different than IEEE 802.3-2012 and incorrect.
- To consider adding necessary text to address concerns raised during 802.3bt discussions that led to the changes in D1.1.

# Background

- The following is a description of PD Inrush process in IEEE802.3-2012 Standard

## 33.3.7.3 Input inrush current

Inrush current is drawn during the startup period **beginning with the application of input voltage at the PI** compliant with VPort\_PD requirements as defined in Table 33–18, **and ending when CPort is charged to 99 % of its final value.** This period should be less than TInrush min per Table 33–11.

A concern was raised during the 802.3bt work that PD designers turn ON the load during the startup period and cause PD to fail startup.

Proposal to resolve the concern :IEEE802.3BT D1.1 (33.3.7.3 page 96 lines 27-28):

## 33.3.7.3 Input inrush current

Inrush current per pair set is drawn **beginning with the application of input voltage** at the pair set compliant with Vport\_PD-2P requirements as defined in Table 33–18, **and ending before TInrush-2P min per Table 33–11.**

The objective of this presentation is to show that:

- a) The concern was not resolved although the required text to prevent the concern is exists in the standard already in text and in the state machine.
- b) Incorrect description was used in the new text (**marked in red**) to define ending of the Inrush process although the requirement to end the process within 50msec is correct.
- c) **To resolve the concern we need clear requirement. See SUMMARY slide.**

# Definition of Inrush Process

---

- Inrush Process

- $i_{inrush}$  is the current(t) or voltage(t) behavior when applying voltage to a CAPACITIVE load until it reaches to STEADY STATE

- Inrush time

- It is the time starting with the application of voltage to the load until it reaches to steady state.


- Steady State is achieved when:

- $d(V_c) / dt \rightarrow \rightarrow \epsilon = 0.01$  or other acceptable value OR
- $d(I_c) / dt \rightarrow \rightarrow \epsilon = 0.01$  or other acceptable value OR

# Background - IEEE 802.3-2012, 33.3.7.3

## 33.3.7.3 Input inrush current

Inrush current is drawn during the startup period beginning with the application of input voltage at the PI compliant with VPort\_PD requirements as defined in Table 33–18, and ending when CPort is charged to 99 % of its final value. This period should be less than TInrush min per Table 33–11.




- The original description of the PD inrush process is physically correct. Clear starting and ending points.
  - 99% of final value is acceptable definition of STEADY STATE.
    - Other definition is e.g. across Cport,  $dv/dt \rightarrow \epsilon=0.01$  OR
    - Current through Cport  $di/dt \rightarrow \epsilon=0.01$  etc.
- It limits the process time duration to 50msec max. Time duration is not depends on PSE TInrush Timer!
- Type 2 PD IS NOT ALLOWED to turn ON the load during POWERUP time. It has to waits 80msec.  
(See Table 33-18 Tdelay requirement and PD state machine in Annex D)

# Background - IEEE 802.3bt D1.1

We change the old text in 802.3 due to a concern that some PDs turn on the load during POWER UP and fails to startup.

## 33.3.7.3 Input inrush current

Inrush current per pair set is drawn **beginning with the application of input voltage** at the pair set compliant with Vport\_PD-2P requirements as defined in Table 33–18, **and ending before T<sub>inrush-2P</sub> min per Table 33–11.**




- The new text doesn't prevent PD user to violate the spec.
- PD has no access to PSE Tinrush timer...we are in the PD.
- PD linrush doesn't end as function of Tinrush timer in the PSE.
  - It ends due to PD physics that must force PD inrush to end within 50msec.

# Concerns raised during 802.3bt discussions.

#	Concern	Remedy
1	Can't charge Cport within 50msec at worst case conditions. $T_{inrush} = C \cdot V / I_{ch} =$ $180\mu F \cdot 57 / (0.4A - 0.35A) = 205.2msec > 50ms.$	Use lower Cport or lower load current or start your PWM with longer soft-start or design for Steady State at 36V < 39V: $100\mu F \cdot 39V / (0.4A - 0.25A) = 46.7msec$
2	PD Vendor look at PD input voltage and wait for 99% of voltage to get steady state and then turn ON load while PD really didn't get to Steady State....	PD Vendor need to design PD to finish linrush due to its internal implementation physics (Cport(t), ILOAD(t) soft start etc. and not anything else.
3	PD vendor turn ON load >350mA or lower during POWER UP time and fails startup.	The spec requires not to do it. See 33.3.7.3 and state machine.
4	PSE looks at PD Vport voltage and check only DC Voltage and determined completion of PD Inrush based on it.	PSE can't look at PD voltage. He can look only on PSE PI voltage. PSE PI voltage is not identical to PD PI voltage at all times. In addition PSE requirements are covered by PSE legacy power-up variable. It is not relevant for the PD start and end point process definition.

# Only PD affects PD POWERUP Tinrush max. (Not the PSE Tinrush Timer..)




- PSE guarantees  $I_{inrush\_min}$  over each pair set for 50ms min.
- PD has to finish PD inrush process within 50msec max ( $50msec \leq T_{inrush\_min}$  in Table 33-11 to guarantee  $I_{inrush\_min}$  support from PSE).

Regardless of:

- $I_R(t)$  value (350mA max) during  $I_{inrush}$  period
- $C_{port}(t)$  profile.

—  $I_R(t)$  and  $C_{port}(t)$  are time depended. When PWM starts operation, secondary capacitive loads WHEN connected the DC/DC output are reflected to the PD input.



$V_{port-PD}$  may vary due to primary and secondary start ups but eventually will reach to steady state ( $T_{sd}$ )!

$$T_{inrush} \cong \sum_{i=1}^n \frac{C_i \cdot \Delta V_{C_i}}{(I_{inrush} - I_{R_i})} \leq T_{st} = 50mSec$$

# Main concern was

- How we prevent users to consume power during POWERUP?
  - The facts are:
    - Users can consume up to 350mA for all PD types. They can not consume more than Type 1 current during POWERUP. This is clearly covered by the spec.
    - For Type 2 and up, PD needs to wait 80msec until consuming current above 350mA per PD Pclass.
    - The changes in D1.1 WILL NOT prevent PD designs to violate the spec due the fact that it addresses the wrong root cause of the question above.
      - The above question can be asked for any spec parameter i.e. how we prevent the user not to meet the standard..?
  - We can prevent users to consume power during POWERUP by clear spec. and clear guidelines e.g.:
    - To add the following note:
      - Note: For successful startup, a PSE supplying linrush-2P minimum value and a PD not drawing more than Type 1 maximum DC current results in stable voltage ramping across the PD input capacitor which is important for successful POWER UP. In addition, Cport value and PD load current may be time dependent. As a result PD implementers need to ensure that for any combinations of Cport and Type 1 maximum DC current during POWERUP, the PD inrush period shall not exceed 50msec and higher PD load power shall be used only after Tdelay.

# Summary

D1.1 page 96 lines 27-28 needs to be restored per IEEE802.3-2012 versions with the necessary changes made for 80.3bt

- PD end point of ending PD linrush process is incorrect.
- PD Inrush end time is not a function of when PSE Tinrush Timer\_min is reached.
- PD is not required to monitor when PSE Tinrush timer is done and then to finish PD linrush process.
- PD Inrush ends when PD Input voltage get to steady state.
- PD Inrush must end within 50msec= $T_{inrush\_min}$ . It is a PD design implementation specifics. It is not a function of Tinrush Timer in the PSE.

---

- **Suggested Remedy (changes are in RED)**


Inrush current per pair set is drawn beginning with the application of input voltage at the pair set compliant with  $V_{port\_PD-2P}$  requirements as defined in Table 33–18, and **ends when  $V_{port\_PD-2P}$  reaches steady state within time duration  $T_{inrush-2P\ min}$**  per Table 33–11. After  $T_{inrush-2P\ min}$ , the PD shall not exceed its per pair set current threshold corresponding to its class level.

Note: For successful startup, a PSE supplying  $T_{inrush-2P}$  minimum value and a PD not drawing more than Type 1 maximum DC current results in stable voltage ramping across the PD input capacitor which is important for successful POWER UP. In addition,  $C_{port}$  value and PD load current may be time dependent. As a result PD implementers need to ensure that for any combinations of  $C_{port}$  and Type 1 maximum DC current during POWERUP, the PD inrush period is not exceed 50msec and higher PD load power should be used only after  $T_{delay}$ .

---

Thank You


# Annex A: PD Typical Block Diagram



- There is mandatory minimum capacitance for a compliant PD (=5.05uF).
- When PSE is tested for compliance, it must contain minimum capacitance requirement.
- Cport is defined for the sum of all capacitive components at PD input AND all the reflected PD DC/DC output capacitors (Cout1, Cout2 etc.)
- Type 2 maximum TOTAL equivalent Input capacitance that PSE has to support with I\_inrush\_min is 180uF. It includes Cin+Cpd\_d+ Reflected Cout1 etc.

# Annex B: PD Cport possible variations during POWERUP time duration

$$C_{port}(t) \cong 0.05\mu F + C_{in} + u(t - \tau_1) \cdot C_{out_1} \left( \frac{V_{out}(t)}{V_{in}(t)} \right)^2 + u(t - \tau_2) \cdot C_{out_2} \left( \frac{V_{out}(t)}{V_{in}(t)} \right)^2 \dots$$



## Behavioral qualitative description of PD input capacitance over time.

Notes:

1. t1,t2,t3 and t4 are implementation specifics.
2. Slopes of capacitance change is function of DC/DC transfer function and soft start.

- Regardless of actual Cport profile (implementation specifics), PD must get to steady state ( $V_{port-PD} \frac{dv}{dt} \rightarrow \varepsilon$ , practical  $\varepsilon \cong 0.01$ ) within 50msec.
- Only PD physics affect the completion of PD Inrush.
- PSE Tinrush timer has no effect on the completion of PD inrush time.

# Annex C: compliant PD test setup for testing PSE POWERUP Inrush and Tinrush requirements

- PSE has to supply startup energy for the worst case conditions.
- The PD test setup will contain big capacitor at its input so Inrush can be monitored for at least 50msec.
- Worst case STARTUP energy is given by:


- $0.5 \cdot V_{pse\_max} \cdot I_{inrush\_max} \cdot T_{inrush\_min} = 0.5 \cdot C \cdot V_{pse\_max}^2$ .  
Resulting with  $I_{inrush\_max} \cdot T_{inrush\_min} = C \cdot V_{pse\_max}$

- $C_{in\_min}$  in the test setup is:  
 $I_{inrush\_max} \cdot T_{inrush\_min} / V_{pse\_max} = 0.45 \cdot 0.05 / 57 = 394 \mu F$ .

- Use 400uF min and measure  $I_{port}$  that is within  $I_{inrush\_min}/max$  range for at least 50ms.

- **Advantages:**

- Implementation independent if PSE uses Tinrush timer or legacy POWERUP to determine PD ended inrush process.
  - Simple proof that PSE delivers  $I_{inrush\_min}$  for at least 50msec.
- Real compliant PD with capacitive load.
- Uses only the correct stress on PSE circuitry compared to uncompliant PD test setups that is using constant current source of >450mA which represent short circuit condition (twice the energy) and not POWERUP which is half the energy as calculated above.
- The above is for each pair set. As a result, Type 1, 2, 3 and 4 can be tested with 400uF min at each pair set of the PD test setup.



# Annex D

- PD is not allowed to turn ON power above Type 1 current before Tdelay time is done.

Table 33–18—PD power supply limits

Item	Parameter	Symbol	Unit	Min	Max	PD Type	Additional information
6	Inrush to operating state delay per pair set	$T_{\text{delay-2P}}$	s	0.080		2, 3, 4	See 33.3.7.3

### 33.3.3.4 Timers

All timers operate in the manner described in 14.2.3.2 with the following addition. A timer is reset and stops counting upon entering a state where “stop x\_timer” is asserted.

#### tpowerdly\_timer

A timer used to prevent the Type 2 PD from drawing more than inrush current during the PSE's inrush period; see  $T_{\text{delay}}$  in Table 33–18.

