

100GEL C2M Channel model Study Update

Hiroaki Kukita

March 2019, Vancouver

IEEE 802.3 100 Gb/s, 200 Gb/s, and 400 Gb/s Electrical Interface Task Force

1/16



Contents

- Purpose
- C2M Channel Simulation
 - Simulation Conditions
 - Simulation Result
 - Connector simulation model touchstone files
- Conclusion



Purpose

- This update added BGA PAD to a 100G/lane channel model and examined it.
- Board Model of Chip (Line Card Host IC) mounting Area included in this channel model
- Simulated by Normal Mating of Connector condition. QSFP-DD,OSFP,CFP2,CFP8,QSFP,DSFP.
- Offer the touch stone files of the total model including MCB and HCB layout and the TH impedance improvement of all channels
- COM calculated at each case for Reference
- QSFP-DD connector is improved for 112G, other connector models were same as last presentation at Long Beach.
- COM files were used "com_ieee_93a_258.m".



HCB and MCB Insertion loss are shown at Page 11.

4/16

Simulation Conditions of QSFP-DD Module board

- 1. Connector model included one Via of module board.
- 2. Board model of additional Pad have one via in the Board. And Legacy Pad is surface trace.
- 3. Total insertion loss of each channel are -2.5dB at 26.56GHz.



Simulation Conditions of other connector Module board

- Simulation Conditions of connector : Host and Module Board

Host board: 1.5mm Line from the soldering PAD of connector. tan δ of Board is zero and Line loss is zero. **Module board:** They are shown the figures below. tan δ of Board is zero and Line loss is zero. **Via of board:** There are no Via of each boards for simulation model of connectors.



AMAICHI 7/16 Simulation Conditions of TH and SL Model Calculate by Q3D **SL Section Size** 0.095 0.17 0.095 Host Board [mm] Connector Module IC Cap 1111 Line Card Host IC 0.1 🗘 Eps:3.15 0.012 tanõ0.004 0.1 TH Dimension φ0.254 Host Board Layer stack-up and routing Connector is Surface mount Section B-B 1.20 \bigcirc C 10 layer TH Stub :0.178[mm] Φ0.25 Ø0.31 0.025 H B 28 layers Back drill

断面図 B-B



Simulation Conditions of Chip PAD Model

3D model and Stuck up

3D model (BGA side)



Stuck up

Layer	Thickness[mm]	Total Thickness[mm}	
SR	0.015		
1	0.055		L1
	0.085	0.055	
2	0.030	0.140	GND
	0.060	0.171	
3	0.060	0.231	GND
	0.110	0.291	
4	0.060	0.401	GND
	0.050	0.461	
5	0.030	0.511	GND
	0.090	0.541	
6	0.012	0.631	HS SIG
	0.100	0.643	
7	0.015	0.743	GND
	0.090	0.758	
8	0.090	0.848	HS SIG
	0.100	0.938	
9	0.015	1.038	GND
	0.090	1.054	
10	0.012	1.144	HS SIG
	0.100	1.156	
11	0.015	1.256	GND
	0.090	1.271	
12	0.012	1.361	HS SIG
	0.100	1.373	
13	0.015	1.473	GND
	0.065	1.488	
14	0.015	1.553	GND



Insertion Loss of Module and Host Board

ΔΜΔΙΓΗΙ



11/16

COM file : com_ieee_93a_258.m

Table 93A-1 parameters				I/O control		Table 93A≷3 parameters				
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units	
f_b	53.1	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]		
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm	
Delta_f	0.01	GHz		RESULT_DIR	results\100GEL_WG_{date}	8	package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm	
C_d	[0.9e-4 0]	nF	[TX RX]	SAVE_FIGURES	0	logical				
z_p select	[2]		[test cases to run]	Port Order	[1324]			Table 92≩12 parameters		
z_p (TX)	[14 15 30; 1.8 1.8 1.8]	mm	[test cases]	RUNTAG	C2M_1218		Parameter	Setting		
z_p (NEXT)	[14 15 30; 1.8 1.8 1.8]	mm	[test cases]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]		
z_p (FEXT)	[14 15 30; 1.8 1.8 1.8]	mm	[test cases]		Operational		board_tl_tau	5.790E-03	ns/mm	
z_p (RX)	[0 0 0; 0 0 0]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	90	Ohm	
C_p	[0.9e-4 0]	nF	[TX RX]	ERL Pass threshold	10.5	dB	z_bp (TX)	50	mm	
R_0	50	Ohm		DER_0	1.00E-05		z_bp (NEXT)	50	mm	
R_d	[45 45]	Ohm	[TX RX]	T_r	6.16E-03	ns	z_bp (FEXT)	50	mm	
A_v	0.45	V		FORCE_TR	1	logical	z_bp (RX)	0	mm	
A_fe	0.45	V								
A_ne	0.63	V		TDR	and ERL options					
L	4			TDR	1	logical				
M	32			ERL	1	logical				
	filter and Eq			ERL_ONLY	0	logical				
f_r	0.75	*fb		TR_TDR	0.01	ns				
c(0)	0.65		min	N	300					
c(-1)	[-0.2:0.02:0]		[min:step:max]	TDR_Butterworth	1	logical				
c(-2)	[0:.02:0.1]		[min:step:max]	beta_x	1.70E+09					
c(1)	[-0.1:0.02:0]		[min:step:max]	rho_x	0.18					
N_b	0	UI		fixture delay time	0					
b_max(1)	0.5			Re	ceiver testing					
b_max(2N_b)	0.2			RX_CALIBRATION	0	logical				
g_DC	[-14:0.5:-4]	dB	[min:step:max]	Sigma BBN step	5.00E-03	V	Paramete	ar is default of Shee	st.	
f_z	18.55345912	GHz					i alamete	Falameter is default of Sheet.		
f_p1	53.1	GHz		I	Noise, jitter		N b = 1	N h = 1		
f_p2	28.2	GHz		sigma_RJ	0.01	UI		\		
g_DC_HP	[-3:0.5:-1]		[min:step:max]	A_DD	0.02	UI	B max(1) = 0.5		
f_HP_PZ	1.2	GHz		eta_0	8.20E-09	V^2/GHz	<i>#</i>	, on lon O		
ffe_pre_tap_len	0	UI		SNR_TX	33	dB	πe_pre_t	ap_ien = u		
ffe_post_tap_len	4	UI		R_LM	0.95		ffo post	ton lon - 1		
Include PCB	0	logical					ne_post_	<u>_lap_lell = 4</u>		
ffe_tap_step_size	0						(5-tap FF	(5-tap EEE wih 4 postcursor		
ffe_main_cursor_min	0.7									
ffe_pre_tap1_max	0.3						taps)			
ffe_post_tap1_max	0.3									
ffe_tapn_max	0.125									
ffe_backoff	1									

Spread sheet : config_100GEL_C2M7CK.xls

Simulation Result : QSFP-DD connector Normal Mating Model



ΔΜΔΙζΗΙ

- * This S-parameter is shown Legacy Top channel model.
- * Channel mapping is refer to following.

F	RX Side			TX Side	
Legacy Top ch	FEXT1	Victim	DATA	NEXT1	NEXT2
Additional Top ch	FEXT2	FEXT3	DATA	NEXT3	NEXT4
Additional Bottom ch	FEXT4	FEXTS	DATA	NEXTS	NEXT8
Legacy Bottom ch	FEXTS	FEXT7	DATA	NEXT7	NEXT8

Touch stone files

Legacy TOP	Additional TOP	Additional BOTTOM	Legacy BOTTOM
QSFPDD_S_legacytop_normal_THRU.s4p	QSFPDD_S_additionaltop_normal_THRU.s4p	QSFPDD_S_additionalbottom_normal_THRU.s4p	QSFPDD_S_legacybottom_normal_THRU.s4p
QSFPDD_S_legacytop_normal_FEXT1.s4p	QSFPDD_S_additionaltop_normal_FEXT1.s4p	QSFPDD_S_additionalbottom_normal_FEXT1.s4p	QSFPDD_S_legacybottom_normal_FEXT1.s4p
QSFPDD_S_legacytop_normal_FEXT2.s4p	QSFPDD_S_additionaltop_normal_FEXT2.s4p	QSFPDD_S_additionalbottom_normal_FEXT2.s4p	QSFPDD_S_legacybottom_normal_FEXT2.s4p
QSFPDD_S_legacytop_normal_FEXT3.s4p	QSFPDD_S_additionaltop_normal_FEXT3.s4p	QSFPDD_S_additionalbottom_normal_FEXT3.s4p	QSFPDD_S_legacybottom_normal_FEXT3.s4p
QSFPDD_S_legacytop_normal_FEXT4.s4p	QSFPDD_S_additionaltop_normal_FEXT4.s4p	QSFPDD_S_additionalbottom_normal_FEXT4.s4p	QSFPDD_S_legacybottom_normal_FEXT4.s4p
QSFPDD_S_legacytop_normal_FEXT5.s4p	QSFPDD_S_additionaltop_normal_FEXT5.s4p	QSFPDD_S_additionalbottom_normal_FEXT5.s4p	QSFPDD_S_legacybottom_normal_FEXT5.s4p
QSFPDD_S_legacytop_normal_FEXT6.s4p	QSFPDD_S_additionaltop_normal_FEXT6.s4p	QSFPDD_S_additionalbottom_normal_FEXT6.s4p	QSFPDD_S_legacybottom_normal_FEXT6.s4p
QSFPDD_S_legacytop_normal_FEXT7.s4p	QSFPDD_S_additionaltop_normal_FEXT7.s4p	QSFPDD_S_additionalbottom_normal_FEXT7.s4p	QSFPDD_S_legacybottom_normal_FEXT7.s4p
QSFPDD_S_legacytop_normal_NEXT1.s4p	QSFPDD_S_additionaltop_normal_NEXT1.s4p	QSFPDD_S_additionalbottom_normal_NEXT1.s4p	QSFPDD_S_legacybottom_normal_NEXT1.s4p
QSFPDD_S_legacytop_normal_NEXT2.s4p	QSFPDD_S_additionaltop_normal_NEXT2.s4p	QSFPDD_S_additionalbottom_normal_NEXT2.s4p	QSFPDD_S_legacybottom_normal_NEXT2.s4p
QSFPDD_S_legacytop_normal_NEXT3.s4p	QSFPDD_S_additionaltop_normal_NEXT3.s4p	QSFPDD_S_additionalbottom_normal_NEXT3.s4p	QSFPDD_S_legacybottom_normal_NEXT3.s4p
QSFPDD_S_legacytop_normal_NEXT4.s4p	QSFPDD_S_additionaltop_normal_NEXT4.s4p	QSFPDD_S_additionalbottom_normal_NEXT4.s4p	QSFPDD_S_legacybottom_normal_NEXT4.s4p

Simulation Result : QSFP-DD Normal Mating Channel Model



ΔΜΔΙζΗ

- * This S-parameter is shown Legacy Top channel model.
- * Channel mapping is refer to following.

RX Side	TX Side

Legacy Top ch Additional Top ch Additional Bottom ch Legacy Bottom ch

FEXT1	Victim	DATA	NEXT1	NEXT2
FEXT2	FEXT3	DATA	NEXT3	NEXT4
FEXT4	FEXTS	DATA	NEXTS	NEXT8
FEXT8	FEXT7	DATA	NEXT7	NEXT8

Touch stone files

Legacy TOP	Additional TOP	Additional BOTTOM	Legacy BOTTOM
QSFPDD_SC_legacytop_normal_THRU.s4p	QSFPDD_SC_additionaltop_normal_THRU.s4p	QSFPDD_SC_additionalbottom_normal_THRU.s4p	QSFPDD_SC_legacybottom_normal_THRU.s4p
QSFPDD_SC_legacytop_normal_FEXT1.s4p	QSFPDD_SC_additionaltop_normal_FEXT1.s4p	QSFPDD_SC_additionalbottom_normal_FEXT1.s4p	QSFPDD_SC_legacybottom_normal_FEXT1.s4p
QSFPDD_SC_legacytop_normal_FEXT2.s4p	QSFPDD_SC_additionaltop_normal_FEXT2.s4p	QSFPDD_SC_additionalbottom_normal_FEXT2.s4p	QSFPDD_SC_legacybottom_normal_FEXT2.s4p
QSFPDD_SC_legacytop_normal_FEXT3.s4p	QSFPDD_SC_additionaltop_normal_FEXT3.s4p	QSFPDD_SC_additionalbottom_normal_FEXT3.s4p	QSFPDD_SC_legacybottom_normal_FEXT3.s4p
QSFPDD_SC_legacytop_normal_FEXT4.s4p	QSFPDD_SC_additionaltop_normal_FEXT4.s4p	QSFPDD_SC_additionalbottom_normal_FEXT4.s4p	QSFPDD_SC_legacybottom_normal_FEXT4.s4p
QSFPDD_SC_legacytop_normal_FEXT5.s4p	QSFPDD_SC_additionaltop_normal_FEXT5.s4p	QSFPDD_SC_additionalbottom_normal_FEXT5.s4p	QSFPDD_SC_legacybottom_normal_FEXT5.s4p
QSFPDD_SC_legacytop_normal_FEXT6.s4p	QSFPDD_SC_additionaltop_normal_FEXT6.s4p	QSFPDD_SC_additionalbottom_normal_FEXT6.s4p	QSFPDD_SC_legacybottom_normal_FEXT6.s4p
QSFPDD_SC_legacytop_normal_FEXT7.s4p	QSFPDD_SC_additionaltop_normal_FEXT7.s4p	QSFPDD_SC_additionalbottom_normal_FEXT7.s4p	QSFPDD_SC_legacybottom_normal_FEXT7.s4p
QSFPDD_SC_legacytop_normal_NEXT1.s4p	QSFPDD_SC_additionaltop_normal_NEXT1.s4p	QSFPDD_SC_additionalbottom_normal_NEXT1.s4p	QSFPDD_SC_legacybottom_normal_NEXT1.s4p
QSFPDD_SC_legacytop_normal_NEXT2.s4p	QSFPDD_SC_additionaltop_normal_NEXT2.s4p	QSFPDD_SC_additionalbottom_normal_NEXT2.s4p	QSFPDD_SC_legacybottom_normal_NEXT2.s4p
QSFPDD_SC_legacytop_normal_NEXT3.s4p	QSFPDD_SC_additionaltop_normal_NEXT3.s4p	QSFPDD_SC_additionalbottom_normal_NEXT3.s4p	QSFPDD_SC_legacybottom_normal_NEXT3.s4p
QSFPDD_SC_legacytop_normal_NEXT4.s4p	QSFPDD_SC_additionaltop_normal_NEXT4.s4p	QSFPDD_SC_additionalbottom_normal_NEXT4.s4p	QSFPDD_SC_legacybottom_normal_NEXT4.s4p



Conclusion

- 1) COMs of Yamaichi's calculation is shown as table of below . This is just reference.
- 2) QSFP-DD connector is improved for 112G, other connector is math production model. ALL model used chip PAD mode.
- 3) All normal mating connectors which I examined were able to satisfy COM3.0.

Normal Mating COM

Connector Type	Channel	PAD Model	
	Legacy top	5.349	
	Additional top	5.130	
QSFF-DD	Additional bottom	5.984	
	Legacy bottom	6.611	
OSED	TOP	6.702	
USFP	BOTTOM	6.866	
OSED	TOP	5.909	
QOFP	BOTTOM	6.487	
CFP2 (8ch)	TOP	6.488	
	TOP	5.294	
GFP8	BOTTOM	5.483	
	ТОР	6.799	
DSFP	BOTTOM	6.230	



For more information, please contact, Hiroaki Kukita: <u>kukita@yamaichi.co.jp</u> (Japan, SI Engineer) Toshiyasu Ito: <u>ito@yamaichi.co.jp</u> (Japan) Takeshi Nishimura (Nish) : <u>takeshin@yeu.com</u> (USA) David Binder : <u>david.binder@yamaichi.de</u> (Germany)