

# **Baseline Proposal for 4-lane Interleaved 100G FEC**

Shawn Nicholl, Xilinx

Ben Jones, Xilinx

IEEE P802.3ck Interim Meeting

Salt Lake City, Utah

May 2019

# Introduction

- This describes a possible baseline proposal for a new 4-lane interleaved 100G FEC sublayer for P802.3ck
- This new FEC sublayer could be used along with existing Clause 82 PCS and revised Clause 135 PMA to support the objectives for the 100GBASE-KR1 and 100GBASE-CR1 channels
- The intent of the presentation is **not** to propose the use of interleaved FEC for 100GBASE-KR1 and 100GBASE-CR1 channels

# Supporters

“If P802.3ck determines that a new FEC is required, then I support this FEC proposal“

- **Pete Anslow**
- **Eric Baden**
- **Thananya Baldwin**
- **Paul Brooks**
- **Matt Brown**
- **Frank Chang**
- **Ali Ghiasi**
- **Mark Gustlin**
- **David Malicoat**
- **Edward Nakamoto**
- **Gary Nicholl**
- **Mark Nowell**
- **David Ofelt**
- **Jerry Pepper**
- **Steve Sekel**
- **Kapil Shrikhande**
- **Jeff Slavick**
- **Rob Stone**
- **Pirooz Tooyserkani**
- **Geoff Zhang**

# Previous Work

- [gustlin\\_3ck\\_01\\_0518.pdf](#), proposes re-use of the 802.3bs and 802.3cd PCS/FEC/PMA sublayers in this project
- [anslow\\_3ck\\_adhoc\\_01\\_072518.pdf](#), initial FEC performance analysis
- [gustlin\\_3ck\\_01\\_0718.pdf](#), proposes a possible RS symbol muxing scheme in the PMA sublayer, this is no longer being considered
- [anslow\\_3ck\\_01\\_0918.pdf](#), updated FEC performance analysis
- [gustlin\\_3ck\\_01\\_1118.pdf](#), proposes a new interleaved FEC sublayer for the most difficult channels at 100GbE
- [anslow\\_3ck\\_01\\_1118.pdf](#), analyses the interleaved FEC performance
- [nicholl\\_3cn\\_01b\\_181211.pdf](#), proposes a baseline for CGMII extender (not adopted)

# Previous Work


- [gustlin\\_3ck\\_01\\_0119.pdf](#), proposes a baseline for the new interleaved FEC sublayer
- [nicholl\\_3ct\\_01a\\_0319.pdf](#), contains adopted 802.3ct baseline for Inverse RS-FEC
- [gustlin\\_3ck\\_01\\_0319.pdf](#), contains adopted 802.3ck baseline for PCS/FEC/PMA for 200 Gb/s and 400 Gb/s interfaces as well as baseline for PCS/FEC/PMA for C2M and C2C-S 100 Gb/s interfaces
- [nicholl\\_3ck\\_adhoc\\_01b\\_042419.pdf](#), contains details of 4-lane Interleaved 100G FEC

# Overview


- **This presentation works through details associated with a proposed 4-lane interleaved 100G FEC for P802.3ck**
- **Use of 4 FEC lanes differs from previous 2-lane interleaved FEC proposal**
- **During offline consensus building, folks expressed a stronger appetite for 4 lanes**
  - Greater commonality with CL91
    - Alignment marker method same as 802.3cd-2018 CL91
  - Consistent with the capacity/lanes ratio already found in FEC (CL91), PCS (CL119)
    - 100G: 4 FEC lanes → 25Gbps / lane
    - 200G: 8 PCS lanes → 25Gbps / lane
    - 400G: 16 PCS lanes → 25Gbps / lane
  - Possibly allows for reduced development effort due to re-use from existing implementations
  - Allows system integrators to use 25G-based devices (eg. FPGA's) to support new interleaved FEC with external bit muxes/gearboxes
  - Expect FLR performance similar to 400G with 100G serial lanes (CL119 PCS)
- **The resultant 4-lane interleaved FEC heavily leverages existing CL91 and CL119**

# 802.3cd Architecture – 100GbE


- Architecture and possible implementations are shown below for 100GbE
- FEC is in the FEC sublayer, RS(544,514) aka “KP4” FEC
  - An AUI may exist between the PCS and FEC sublayers



# Proposed Interleaved 100G FEC Sublayer Architecture



100GBASE-DR  
C2M/C2C I/F




100GBASE-KR1  
100GBASE-CR1




# New Interleaved 100G FEC Sublayer

A portion of today's Clause 91 FEC



A portion of a possible new FEC sublayer



Assuming ABABBABA ordering


2x50G  
RS(544,514) FEC  
interleaving

# Latency for the Interleaved 100G FEC Sublayer

Current Clause 91 RS544	
Latency	Contributor
51ns	Block time
50-100ns	Processing*
101-151ns	Total




Potential RS544 Interleaved	
Latency	Contributor
102ns	Block time
50-150ns	Processing*
152-252ns	Total

\*depends on parallelism/latency tradeoffs




# PMA for New Interleaved 100GbE FEC Sublayer

- **PMA provide simple bit mux options**
  - 1:1 pass through (4x26.5625 Gbps)
  - 2:1 bit mux down to two lanes (2x53.125 Gbps)
  - 4:1 bit mux down to a single lane (1x106.25 Gbps)
- **Re-use of Clause 135**




# 100GbE Example Use Cases – Optical (CL91 FEC)


Seamless Clause 91 FEC end to end, backwards compatible






Retimer to 100GAUI-1, backwards compatible




Retimer/mux to 100G AUI-1, backwards compatible



# 100GbE Example Use Cases – Copper (1 of 2 slides)




# 100GbE Example Use Cases – Copper (2 of 2 slides)




# 100GbE Example Use Cases – With Inverse RS-FEC


- An Inverse RS-FEC sublayer (proposed in 802.3ct) can be used for these scenarios



- Note: Above is akin to PAM4-based host talking to CAUI-4 QSFP28 module through KP/KR FEC converter chip




# Interleaved 100G FEC Tx Stack Comparison (Proposed)





# Interleaved 100G FEC Rx Stack Comparison (Proposed)



# Current 802.3-2018 Clause 91

- This is the existing Clause 91 RS-FEC




Figure 91-2—Functional block diagram

# Current 802.3-2018 CL91, CL119 Tx RS-FEC(s)




Figure 91-2—Functional block diagram




Figure 91-6—Transmit bit ordering




Figure 119-10—200GBASE-R Transmit bit ordering and distribution

# Current 802.3-2018 CL91, CL119 Rx RS-FEC(s)




Figure 91-2—Functional block diagram




Figure 91-7—Receive bit ordering


No  
Diagram  
In CL119  
For Receive  
Bit Ordering

# P802.3ck Tx Interleaved FEC

- **Transmit Ordering for 4 FEC lanes**
  - The ordering is consistent with CL119
- **Symbol distribution**
  - 10-bit symbols are interleaved onto FEC lanes in the same manner as CL119
    - “A” character below represents a 10-bit symbol from codeword A
    - “B” character below represents a 10-bit symbol from codeword B
  - **ABABBABAABABBABA...ABABBABA**
  - **Diagram Note:**
    - The bottom row corresponds to the yellow highlighted symbols above
    - The second-from-bottom row corresponds to the green-highlighted symbols above
    - The third-from-bottom row represents many symbols and corresponds to the non-highlighted symbols above

CL119-based

CL91-based




# P802.3ck Rx Interleaved FEC

- **Receive Ordering for 4 FEC lanes**
  - The ordering is consistent with CL119
- **Symbol distribution**
  - 10-bit symbols are de-interleaved from FEC lanes in the same manner as CL119
    - “A” character below represents a 10-bit symbol from codeword A
    - “B” character below represents a 10-bit symbol from codeword B
  - **ABABBABAABABBABA...ABABBABA**
- **Diagram Note:**
  - The row below “Alignment lock, deskew, and lane reorder” block corresponds to the yellow highlighted symbols above
  - The second-row below “Alignment lock, deskew, and lane reorder” corresponds to the green-highlighted symbols above
  - The third-row below represents many symbols and corresponds to the non-highlighted symbols above


CL91-based

CL119-based



# Performance Considerations

100G compared (0.7, 0, 0.2, 0, 0.2) with precoding (400G added)



9

- The 4:1 bit mux results in slightly degraded performance compared to the 2:1 bit mux
- See [anslow\\_3ck\\_01\\_1118.pdf](#) slide 9
  - 400G with 4:1 bit mux is shown by the green curve
    - Already adopted as P802.3ck baseline in [gustlin\\_3ck\\_01\\_0319.pdf](#)
  - 100G with 2:1 bit mux is shown by the red curve
- It is expected that the performance of 100G with 4:1 bit mux would be no worse than 400G with 4:1 bit mux
  - In other words, regardless of the limits we put on the DFE, we will get the performance of 400G

# Summary

- **This presentation works through the ingredients of a 4-lane interleaved 100G FEC**
- **Slides that follow contain technical details of the proposed FEC**
  - Draft text is proposed for a new Clause 300



**Technical Details Beyond Here!**

# P802.3ck – Interleaved FEC Tx – CL91-based functions

- **Assume new Clause 300 for Interleaved FEC**
  - 300.5.2 Transmit function
- **Sections that could be directly used from Clause 91 are following:**
  - 300.5.2.1 Lane block synchronization
    - Same as 91.5.2.1 Lane block synchronization
  - 300.5.2.2 Alignment lock and deskew
    - Same as 91.5.2.2 Alignment lock and deskew
  - 300.5.2.3 Lane reorder
    - Same as 91.5.2.3 Lane reorder
  - 300.5.2.4 Alignment marker removal
    - Same as 91.5.2.4 Alignment marker removal
  - 300.5.2.5 64B/66B to 256B/257B transcoder
    - Same as 91.5.2.5 64B/66B to 256B/257B transcoder

# P802.3ck – Interleaved FEC Tx – Changes from CL91

- **Sections that would be different from Clause 91 are following:**
  - 300.5.2.6 Alignment marker mapping and insertion
    - Based on 91.5.2.6 Alignment marker mapping and insertion (as amended by 802.3cd-2018)
      - amp\_tx\_x creation the same as CL91 with four\_lane\_pmd = false [no EEE deep sleep support]
      - amp\_tx\_0=am0, amp\_tx\_1=am0, amp\_tx\_2=am0, amp\_tx\_3=am0, other AM's are unchanged
    - Remainder of mapping process to form 10280-bit block based on 119.2.4.4 “Alignment marker mapping and insertion” to account for checkboard patterning
  - 300.5.2.7 Pre-FEC distribution
    - Same as 119.2.4.5 Pre-FEC distribution
  - 300.5.2.8 Reed-Solomon encoder
    - Same as 119.2.4.6 Reed-Solomon encoder
  - 300.5.2.9 Symbol distribution
    - Based on 119.2.4.7 Symbol distribution
    - Distribute to four FEC lanes instead of 16 (or 8)

# Interleaved FEC Tx – Lane block synchronization

- **Identical to 91.5.2.1**

## **300.5.2.1 Lane block synchronization**

*<Contents of this section pulled directly from  
91.5.2.1 Lane block synchronization>*



# Interleaved FEC Tx – AM lock and deskew

- **Identical to 91.5.2.2**

## **300.5.2.2 Alignment lock and deskew**

*<Contents of this section pulled directly from  
91.5.2.2 Alignment lock and deskew>*



# Interleaved FEC Tx – Lane reorder

- **Identical to 91.5.2.3**

## **300.5.2.3 Lane reorder**

*<Contents of this section pulled directly from  
91.5.2.3 Lane reorder>*



# Interleaved FEC Tx – AM removal

- **Identical to 91.5.2.4**

## **300.5.2.4 Alignment marker removal**

*<Contents of this section pulled directly from  
91.5.2.4 Alignment marker removal>*



# Interleaved FEC Tx – 256B/257B Transcoder

- **Identical to 91.5.2.5**

**300.5.2.5 64B/66B to 256B/257B transcoder**

*<Contents of this section pulled directly from  
91.5.2.5 64B/66B to 256B/257B transcoder>*





# Interleaved FEC Tx – AM Values

FEC lane, <i>i</i>	Reed-Solomon symbol index, <i>k</i> (10-bit symbols)																																			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33		
0	0	amp_tx_0					63	0	amp_tx_4					63	0	amp_tx_8					63	0	amp_tx_12					63	0	amp_tx_16					63	
1	0	amp_tx_1					63	0	amp_tx_5					63	0	amp_tx_9					63	0	amp_tx_13					63	0	amp_tx_17					63	
2	0	amp_tx_2					63	0	amp_tx_6					63	0	amp_tx_10					63	0	amp_tx_14					63	0	amp_tx_18					63	
3	0	amp_tx_3					63	0	amp_tx_7					63	0	amp_tx_11					63	0	amp_tx_15					63	0	amp_tx_19					63	

= 5-bit pad

tx\_scrambled

■ = 5-bit pad

tx\_scrambled

Figure 91-4—Alignment marker mapping to FEC lanes

## • Use 802.3cd-2018 CL91

- AM's for 0 to 3 are identical
- Other are unique
  - i.e. 16 to 19 not made identical
- 5-bit pad
  - Alternating between 00101 and 11010 as per CL91
- No tx\_am\_sf (CL 119) field
  - FEC degrade signaling not supported

Heavily  
Leverages  
802.3cd  
CL91

### 300.5.2.6 Alignment marker mapping and insertion



For  $x=0$  to 19,  $\text{amp\_tx\_x}<63:0>$  is constructed as follows:

- Set  $y = 0$  when  $x \leq 3$ , otherwise set  $y = x$ .
- $\text{amp\_tx\_x}<23:0>$  is set to M0, M1, and M2 as shown in Figure 82-9 (bits 25 to 2) using the values in Table 82-2 for PCS lane number  $y$ .
- $\text{amp\_tx\_x}<31:24> = \text{am\_tx\_x}<33:26>$
- $\text{amp\_tx\_x}<55:32>$  is set to M4, M5, and M6 as shown in Figure 82-9 (bits 57 to 34) using the values in Table 82-2 for PCS lane number  $y$ .
- $\text{amp\_tx\_x}<63:56> = \text{am\_tx\_x}<65:58>$

This process replaces the fixed bytes of the alignment markers received, possibly with errors, with the values from Table 82-2. In addition it substitutes the fixed bytes of the alignment markers corresponding to PCS lanes 1, 2, and 3 with the fixed bytes for the alignment marker corresponding to PCS lane 0. The variable bytes BIP are unchanged. This process simplifies receiver synchronization since the receiver only needs to search for the fixed bytes corresponding to PCS lane 0 on each FEC lane.

# Interleaved FEC Tx – BIP Preservation

- **Preserve the alignment marker BIP fields as they pass through the FEC sublayer**
- **This provides support for an architecture that includes a remote FEC engine**
  - The CAUI-n that is unprotected by FEC will still contain useful BIP information



# Interleaved FEC Tx – AM Values (am\_txpayloads)

- **Formation of am\_txpayloads**

## 300.5.2.6 Alignment marker mapping and insertion (cont'd)

Construct a matrix of 4 rows and 320 columns, am\_txpayloads, as shown in Figure 300-4. Given  $i=0$  to 3,  $j=0$  to 4, and  $x=i+4j$ , the matrix is derived per the following expression:

$$\text{am\_txpayloads}\langle i, (64j+63):64j \rangle = \text{amp\_tx\_x}\langle 63:0 \rangle$$



```
am_txpayloads<0,63:0>      = amp_tx_0<63:0>
am_txpayloads<1,63:0>      = amp_tx_1<63:0>
am_txpayloads<2,63:0>      = amp_tx_2<63:0>
am_txpayloads<3,63:0>      = amp_tx_3<63:0>
am_txpayloads<0,127:64>    = amp_tx_4<63:0>
am_txpayloads<1,127:64>    = amp_tx_5<63:0>
am_txpayloads<2,127:64>    = amp_tx_6<63:0>
am_txpayloads<3,127:64>    = amp_tx_7<63:0>
am_txpayloads<0,191:128>   = amp_tx_8<63:0>
am_txpayloads<1,191:128>   = amp_tx_9<63:0>
am_txpayloads<2,191:128>   = amp_tx_10<63:0>
am_txpayloads<3,191:128>   = amp_tx_11<63:0>
am_txpayloads<0,255:192>   = amp_tx_12<63:0>
am_txpayloads<1,255:192>   = amp_tx_13<63:0>
am_txpayloads<2,255:192>   = amp_tx_14<63:0>
am_txpayloads<3,255:192>   = amp_tx_15<63:0>
am_txpayloads<0,319:256>   = amp_tx_16<63:0>
am_txpayloads<1,319:256>   = amp_tx_17<63:0>
am_txpayloads<2,319:256>   = amp_tx_18<63:0>
am_txpayloads<3,319:256>   = amp_tx_19<63:0>
```

# Interleaved FEC Tx – AM Values (am\_txmapped)

- **Want AM's to remain intact so need to counter-act the symbol interleaving that occurs on the way to the PMA**

## 300.5.2.6 Alignment marker mapping and insertion (cont'd)

for all k=0 to 31

for all j=0 to 1

if isEven(k)

$\text{am\_txmapped}\langle 40k+20j+9:40k+20j \rangle = \text{am\_txpayloads}\langle 2j, 10k+9:10k \rangle$

$\text{am\_txmapped}\langle 40k+20j+19:40k+20j+10 \rangle = \text{am\_txpayloads}\langle 2j+1, 10k+9:10k \rangle$

else

$\text{am\_txmapped}\langle 40k+20j+9:40k+20j \rangle = \text{am\_txpayloads}\langle 2j+1, 10k+9:10k \rangle$

$\text{am\_txmapped}\langle 40k+20j+19:40k+20j+10 \rangle = \text{am\_txpayloads}\langle 2j, 10k+9:10k \rangle$



# Interleaved FEC Tx – AM Values (am\_txmapped)


```
am_txmapped<9:0>      = am_txpayloads<0,9:0>
am_txmapped<19:10>    = am_txpayloads<1,9:0>
am_txmapped<29:20>    = am_txpayloads<2,9:0>
am_txmapped<39:30>    = am_txpayloads<3,9:0>
am_txmapped<49:40>    = am_txpayloads<1,19:10>
am_txmapped<59:50>    = am_txpayloads<0,19:10>
am_txmapped<69:60>    = am_txpayloads<3,19:10>
am_txmapped<79:70>    = am_txpayloads<2,19:10>
am_txmapped<89:80>    = am_txpayloads<0,29:20>
am_txmapped<99:90>    = am_txpayloads<1,29:20>
am_txmapped<109:100>  = am_txpayloads<2,29:20>
am_txmapped<119:110>  = am_txpayloads<3,29:20>
am_txmapped<129:120>  = am_txpayloads<1,39:30>
am_txmapped<139:130>  = am_txpayloads<0,39:30>
am_txmapped<149:140>  = am_txpayloads<3,39:30>
am_txmapped<159:150>  = am_txpayloads<2,39:30>
am_txmapped<169:160>  = am_txpayloads<0,49:40>
am_txmapped<179:170>  = am_txpayloads<1,49:40>
am_txmapped<189:180>  = am_txpayloads<2,49:40>
am_txmapped<199:190>  = am_txpayloads<3,49:40>
<SNIP>
```

<SNIP>

```
am_txmapped<1209:1300> = am_txpayloads<0,309:300>
am_txmapped<1219:1210> = am_txpayloads<1,309:300>
am_txmapped<1229:1220> = am_txpayloads<2,309:300>
am_txmapped<1239:1230> = am_txpayloads<3,309:300>
am_txmapped<1249:1240> = am_txpayloads<1,319:310>
am_txmapped<1259:1250> = am_txpayloads<0,319:310>
am_txmapped<1269:1260> = am_txpayloads<3,319:310>
am_txmapped<1279:1270> = am_txpayloads<2,319:310>
am_txmapped<1284:1280> = 5'b00101 or 5'b11010 (alternating)
```

# Interleaved FEC Tx – AM Spacing

- AM spacing same as 91.5.2.6
- Formation of tx\_scrambled\_am based on pairs of codewords
  - 10280 bits at a time



## 300.5.2.6 Alignment marker mapping and insertion (cont'd)

One group of aligned and reordered alignment markers are mapped every  $20 \times 16384$  66-bit blocks. This corresponds to  $81920 \times 257$ -bit blocks. This group of aligned and reordered alignment markers is called the "alignment marker group".

The alignment marker group  $\text{am\_txmapped}\langle 1284:0 \rangle$  shall be inserted so it appears in the output stream every  $81\,920 \times 257$ -bit blocks. The variable  $\text{tx\_scrambled\_am}\langle 10279:0 \rangle$  is constructed in one of two ways. Let the set of vectors  $\text{tx\_scrambled\_i}\langle 256:0 \rangle$  represent consecutive values of  $\text{tx\_scrambled}\langle 256:0 \rangle$ .

For a 10280-bit block with an alignment marker group inserted:

$$\text{tx\_scrambled\_am}\langle 1284:0 \rangle = \text{am\_txmapped}\langle 1284:0 \rangle$$

For all  $i=0$  to 34

$$\text{tx\_scrambled\_am}\langle 257i+1541:257i+1285 \rangle = \text{tx\_scrambled\_i}\langle 256:0 \rangle$$

For a 10280-bit block without an alignment marker group:

For all  $i=0$  to 39

$$\text{tx\_scrambled\_am}\langle 257i+256:257i \rangle = \text{tx\_scrambled\_i}\langle 256:0 \rangle$$



# Interleaved FEC Tx – AM Insertion

- Insertion of AM's uses diagram similar to the one found in 119.2.4.4.1 and 119.2.4.4.2

## 300.5.2.6 Alignment marker mapping and insertion

For each 10280-bit block with an alignment marker group inserted, the first 257-bit block inserted after am\_txmapped shall correspond to the four 66-bit blocks received on PCS lanes 0, 1, 2, and 3 that immediately followed the alignment marker on each respective lane.

Alignment marker repetition rate is shown in Figure 300-TBD.



# Interleaved FEC Tx – Pre-FEC distribution


- **Pre-FEC distribution same as 119.2.4.5**

## **300.5.2.7 Pre-FEC distribution**

For all  $i=0$  to 513

$mA\langle(513-i)\rangle = tx\_scrambled\_am\langle(20i+9):(20i)\rangle$

$mB\langle(513-i)\rangle = tx\_scrambled\_am\langle(20i+19):(20i+10)\rangle$



Identical  
to  
Clause  
119



# Interleaved FEC Tx – Reed-Solomon encoder

- **Reed-Solomon encoder like 119.2.4.6**

## **300.5.2.8 Reed-Solomon encoder**

The PCS shall implement an RS(544,514) based FEC encoder. The PCS distributes a group of  $40 \times 257$ -bit blocks from tx\_scrambled\_am on a 10-bit round robin basis into two 5140-bit message blocks, mA and mB, as described in 300.5.2.7. These are then encoded using RS(544,514) encoder into codeword A and codeword B, respectively.



# Interleaved FEC Tx – Codeword Interleaving

- **Interleaving and symbol distribution like 119.2.4.7**
  - Except 4 FEC lanes for the RSFEC for 100GBASE-R PHYs
    - Compared to 8 PCS lanes for 200GBASE-R or 16 PCS lane for 400GBASE-R



## 300.5.2.9 Symbol distribution

Once the data has been FEC encoded, two FEC codewords ( $cA<543:0>$  and  $cB<543:0>$ ) are interleaved on a 10-bit basis before the data is distributed to each FEC lane.

The interleaving of two codewords for the RSFEC for 100GBASE-R PHYs shall follow this procedure:

For all  $k=0$  to 271

For all  $j=0$  to 1

if even( $k$ )

$tx\_out<4k+2j> = cA<543-2k-j>$

$tx\_out<4k+2j+1> = cB<543-2k-j>$

else

$tx\_out<4k+2j> = cB<543-2k-j>$

$tx\_out<4k+2j+1> = cA<543-2k-j>$

# Interleaved FEC Tx – Symbol distribution

## 300.5.2.9 Symbol distribution

Once the data has been Reed-Solomon encoded and interleaved, it shall be distributed to 4 FEC lanes, one 10-bit symbol at a time, from the lowest to the highest FEC lane. The first bit transmitted from each 10-bit symbol is bit 0.

```
tx_out<0>      = cA<543>
tx_out<1>      = cB<543>
tx_out<2>      = cA<542>
tx_out<3>      = cB<542>
tx_out<4>      = cB<541>
tx_out<5>      = cA<541>
tx_out<6>      = cB<540>
tx_out<7>      = cA<540>
tx_out<8>      = cA<539>
tx_out<9>      = cB<539>
tx_out<10>     = cA<538>
tx_out<11>     = cB<538>
tx_out<12>     = cB<537>
tx_out<13>     = cA<537>
tx_out<14>     = cB<536>
tx_out<15>     = cA<536>
<SNIP>
```

```
<SNIP>
tx_out<1080>   = cA<3>
tx_out<1081>   = cB<3>
tx_out<1082>   = cA<2>
tx_out<1083>   = cB<2>
tx_out<1084>   = cB<1>
tx_out<1085>   = cA<1>
tx_out<1086>   = cB<0>
tx_out<1087>   = cA<0>
```

# P802.3ck – Interleaved FEC Rx – Changes from CL91


- **Assume new Clause 300 for Interleaved FEC**
  - 300.5.3 Receive function
- **Sections that would be different from Clause 91 are following:**
  - 300.5.3.1 Alignment lock and deskew
    - Based on 119.2.5.1 Alignment lock and deskew
  - 300.5.3.2 Lane reorder and de-interleave
    - Based on 119.2.5.2 Lane reorder and de-interleave
  - 300.5.3.3 Reed-Solomon decoder
    - Based on 119.2.5.3 Reed-Solomon decoder
  - 300.5.3.4 Post FEC interleave
    - Same as 119.2.5.4 Post FEC interleave
  - 300.5.3.5 Alignment marker removal
    - Based on 119.2.5.5 Alignment marker removal

# P802.3ck – Interleaved FEC Rx – CL91-based functions

- **Sections that could be directly used from Clause 91 are following:**
  - 300.5.3.6 256B/257B to 64B/66B transcoder
    - Same as 91.5.3.5 256B/257B to 64B/66B transcoder
  - 300.5.3.7 Block distribution
    - Same as 91.5.3.6 Block distribution
  - 300.5.3.8 Alignment marker mapping and insertion
    - Same as 91.5.3.7 Alignment marker mapping and insertion

# Interleaved FEC Rx – Alignment Lock

- Based on 119.2.5.1 Alignment lock and deskew



## 300.5.3.1 Alignment lock and deskew

The receive FEC forms 4 separate bit streams by concatenating the bits from each of the 4 PMA:IS\_UNITDATA\_i.indication primitives in the order they are received. It obtains lock to the alignment markers as specified by the alignment marker lock state diagram shown in Figure 300-TBD12. Note that alignment marker lock is achieved before FEC codewords are processed and therefore the alignment markers are processed in a high error probability environment.

Heavily  
Leverages  
Clause  
119

CL119	CL300
8 (or 16) bit streams	4 bit streams
FSM uses pcs_lane_mapping	FSM uses fec_lane_mapping

Figure 300-TBD12: Alignment marker lock state diagram

# Interleaved FEC Rx –Deskew

- Based on 119.2.5.1 Alignment lock and deskew

## 300.5.3.1 Alignment lock and deskew (cont'd)

After alignment marker lock is achieved on each of the 4 lanes (bit streams), all inter-lane Skew is removed as specified by the FEC synchronization state diagram shown in Figure 300-TBD13. The FEC receive function shall support a maximum Skew of 180 ns, and maximum Skew Variation of 4 ns, between FEC lanes.

CL119	CL300
8 or 16 lanes (bit streams)	4 lanes (bit streams)
Figure 119-13 PCS synchronization state diagram	Figure 300-TBD13 FEC alignment state diagram
FSM uses align_status	FSM uses fec_align_status
FSM uses pcs_enable_deskew	FSM uses fec_enable_deskew






Figure 300-TBD13: FEC alignment state diagram

# Interleaved FEC Rx – Lane reorder and de-interleave

- **Based on 119.2.5.2 Lane reorder and de-interleave**
  - As well, pulling some text from 91.5.3.2 Lane reorder



## 300.5.3.2 Lane reorder and de-interleave

FEC lanes can be received on different lanes of the service interface from which they were originally transmitted. The FEC receive function shall order the FEC lanes according to the FEC lane number. The FEC lane number is defined by the sequence of alignment markers that are mapped to each FEC lane.

After all FEC lanes are aligned, deskewed, and reordered, the two FEC codewords are de-interleaved to reconstruct the original stream of two FEC codewords.

CL119	CL300
Lane number defined by the unique portion (UM0 to UM5) of the alignment marker that is mapped to each PCS lane	lane number is defined by the sequence of alignment markers that are mapped to each FEC lane



# Interleaved FEC Rx – Reed-Solomon decoder

- Based on 119.2.5.3 Reed-Solomon decoder



CL119	CL300
PCS receive function	FEC receive function

## 300.5.3.3 Reed-Solomon decoder

The Reed-Solomon decoder extracts the message symbols from the codeword, corrects them as necessary, and discards the parity symbols.

The Reed-Solomon decoder shall be capable of correcting any combination of up to  $t=15$  symbol errors in a codeword. The Reed-Solomon decoder shall also be capable of indicating when an errored codeword was not corrected. The probability that the decoder fails to indicate a codeword with  $t+1$  errors as uncorrected is not expected to exceed  $10^{-16}$ . This limit is also expected to apply for  $t+2$  errors,  $t+3$  errors, and so on.

If bypass error indication is not supported or not enabled, when the Reed-Solomon decoder determines that a codeword contains errors that were not corrected, it shall cause the FEC receive function to set every 66-bit block within the two associated codewords to an error block (set to EBLOCK\_R). This may be achieved by setting the synchronization header to 11 for all 66-bit blocks created from these codewords by the 256B/257B to 64B/66B transcoder.

# Interleaved FEC Rx – Reed-Solomon decoder

- **Based on 119.2.5.3 Reed-Solomon decoder**



## 300.5.3.3 Reed-Solomon decoder (cont'd)

The Reed-Solomon decoder may optionally provide the ability to bypass the error indication feature to reduce the delay contributed by the FEC function. The presence of this option is indicated by the assertion of the `FEC_bypass_indication_ability` variable (see 300.6). When the option is provided it is enabled by the assertion of the `FEC_bypass_indication_enable` variable (see 300.6).

When `FEC_bypass_indication_enable` is asserted, additional error monitoring is performed by the Reed-Solomon decoder to reduce the likelihood that errors in a packet are not detected. The Reed-Solomon decoder counts the number of symbol errors detected on all PCS lanes in consecutive non-overlapping blocks of 8192 codewords. When the number of symbol errors in a block of 8192 codewords exceeds 5560, the Reed-Solomon decoder shall assert `hi_ser` for a period of 60 ms to 75 ms.

CL119	CL300
Last two paragraphs of 119.2.5.3 discuss <code>FEC_degraded_SER_*</code>	No mention of <code>FEC_degraded_SER</code>

# Interleaved FEC Rx – Post FEC interleave

## 300.5.3.4 Post FEC interleave

After the Reed-Solomon decoder processes the data, data is interleaved on a 10-bit basis into rx\_scrambled\_am from two codewords corresponding to 40 transcoded blocks in order to recreate the transmitted data stream.

- **Identical to 119.2.5.4 Post FEC interleave**



# Interleaved FEC Rx – AM removal

## 300.5.3.5 Alignment marker removal

The first 1285 message bits in every 81 920 x 257-bit blocks is the vector `am_rxmapped<1284:0>` where bit 0 is the first bit received. The specific codewords that include this vector are indicated by the alignment lock and deskew function (refer to 300.5.3.1).

The vector `am_rxmapped` shall be removed from `rx_scrambled_am` prior to transcoding.

- **Leverages to 119.2.5.5 Alignment marker removal**
  - As well as 91.5.3.4 Alignment marker removal




# Interleaved FEC Rx – 256B/257B Transcoder

## 300.5.3.6 256B/257B to 64B/66B transcoder

*<Contents of this section pulled directly from  
91.5.3.5 256B/257B to 64B/66B transcoder>*

- **Identical to 91.5.3.5 256B/257B to 64B/66B transcoder**



Identical  
to  
Clause  
91

# Interleaved FEC Rx – Block distribution

## 300.5.3.7 Block distribution

*<Contents of this section pulled directly from  
91.5.3.6 Block distribution>*

- **Identical to 91.5.3.6 Block distribution**



# Interleaved FEC Rx – AM mapping and insertion






## 300.5.3.8 Alignment marker mapping and insertion

*<Contents of this section pulled directly from 91.5.3.7 Alignment marker mapping and insertion>*

- **Identical to 91.5.3.7 Alignment marker mapping and insertion**





# Interleaved FEC – Variables (1 of 5 slides)

	Matches CL91
	Based on CL91
	Matches CL119
	Based on CL119
	Differences



## 300.5.4.2.1 Variables

  all\_locked

A Boolean variable that is set to true when amps\_lock<x> is true for all x and is set to false when amps\_lock<x> is false for any x.

  amp\_counter\_done


Boolean variable that indicates that amp\_counter has reached its terminal count.

  amp\_match

Boolean variable that holds the output of the function AMP\_COMPARE.

 amp\_valid






Boolean variable that is set to true if the received 64-bit block is a valid alignment marker payload. The alignment marker payload, mapped to an FEC lane according to the process described in 300.5.2.6, consists of 48 known bits and 16 variable bits (the BIP3 or CD3 field and its complement BIP7 or CD7, see 82.2.7). The bits of the candidate block that are in the positions of the known bits in the alignment marker payload are compared on a nibble-wise basis (12 comparisons). If no more than 3 nibbles in the candidate block fail to match the corresponding known nibbles in the alignment marker payload, the candidate block is considered a valid alignment marker payload. For the normal mode of operation, each FEC lane compares the candidate block to the alignment marker payload for PCS lane 0.

 amps\_lock<x>

Boolean variable that is set to true when the receiver has detected the location of the alignment marker payload sequence for a given lane on the PMA service interface, where x = 0:3



# Interleaved FEC – Variables (2 of 5 slides)

-  Matches CL91
-  Based on CL91
-  Matches CL119
-  Based on CL119
-  Differences

## 300.5.4.2.1 Variables (cont'd)

### current\_pcs1

A variable that holds the PCS lane number corresponding to the current alignment marker payload that is recognized on a given lane of the PMA service interface. It is compared to the variable first\_pcs1 to confirm that the location of the alignment marker payload sequence has been detected.

### cwA\_bad

A Boolean variable that is set to true if the Reed-Solomon decoder (see [300.2.5.3](#)) fails to correct the current FEC codeword A and is set to false otherwise.

### cwB\_bad

A Boolean variable that is set to true if the Reed-Solomon decoder (see [300.2.5.3](#)) fails to correct the current FEC codeword B and is set to false otherwise.






### deskew\_done

A Boolean variable that is set to true when fec\_enable\_deskew is set to true and the deskew process is completed. Otherwise, this variable is set to false.

### fec\_align\_status

A variable set by the FEC alignment process to reflect the status of FEC lane-to-lane alignment. Set to true when all lanes are synchronized and aligned and set to false when the deskew process is not complete.

# Interleaved FEC – Variables (3 of 5 slides)

	Matches CL91
	Based on CL91
	Matches CL119
	Based on CL119
	Differences

## 300.5.4.2.1 Variables (cont'd)

### fec\_alignment\_valid

Boolean variable that is set to true if all FEC lanes are aligned. FEC lanes are considered to be aligned when amps\_lock<x> is true for all x, each FEC lane is locked to a unique alignment marker payload sequence (see 300.5.2.6), and the FEC lanes are deskewed. Otherwise, this variable is set to false.

### fec\_enable\_deskew

A Boolean variable that enables and disables the deskew process. Received bits may be discarded whenever deskew is enabled. It is set to true when deskew is enabled and set to false when deskew is disabled.






### fec\_lane\_mapping

A variable that holds the FEC lane number (0 to 3) received on lane x of the PMA service interface when amps\_lock<x>=true. The FEC lane number is determined by the alignment marker payloads in the 2nd, 3rd, or 4th positions of the sequence based on the mapping defined in 300.5.2.6. The 48 bits that are in the positions of the known bits in the received alignment marker payload are compared to the expected values for a given payload position and FEC lane on a nibble-wise basis (12 comparisons). If no more than 3 nibbles in the candidate block fail to match the corresponding known nibbles for any payload position on a given FEC lane, then the FEC lane number is assigned accordingly.


### hi\_ser

When FEC\_bypass\_indication\_enable is set to one, this bit is set to one for a period of 60 ms to 75 ms if the number of RS-FEC symbol errors in a window of 8192 codewords exceeds the threshold (see 300.2.5.3), and is set to zero otherwise. When FEC\_bypass\_indication\_enable is set to zero, this bit is set to zero. This variable is mapped to the bit defined in 45.2.3.60 (3.TBD801.2).

# Interleaved FEC – Variables (4 of 5 slides)

-  Matches CL91
-  Based on CL91
-  Matches CL119
-  Based on CL119
-  Differences


## 300.5.4.2.1 Variables (cont'd)

 first\_pcs1

A variable that holds the PCS lane number that corresponds to the first alignment marker payload that is recognized on a given lane of the PMA service interface. It is compared to the PCS lane number corresponding to the second alignment marker payload that is tested.

 reset

Boolean variable that controls the resetting of the RS-FEC sublayer. It is true whenever a reset is necessary including when reset is initiated from the MDIO, during power on, and when the MDIO has put the RS-FEC sublayer into low-power mode.


 restart\_lock

Boolean variable that is set by the **FEC synchronization process to restart the alignment marker lock process on all FEC lanes**. It is set to true after 3 consecutive uncorrected codewords are received (3\_BAD state) and set to false upon entry into the LOSS\_OF\_ALIGNMENT state.






 rx\_align\_status

Boolean variable that is set by the alignment lock and deskew function (see **300.5.2.2**).


 signal\_ok

 Boolean variable that is set based on the most recently received value of PMA:IS\_SIGNAL.indication(SIGNAL\_OK). It is true if the value was OK and false if the value was FAIL.



# Interleaved FEC – Variables (5 of 5 slides)

-  Matches CL91
-  Based on CL91
-  Matches CL119
-  Based on CL119
-  Differences


## 300.5.4.2.1 Variables (cont'd)

 slip\_done

Boolean variable that is set to true when the SLIP requested by the synchronization state diagram has been completed indicating that the next candidate 64-bit block position can be tested.






  
 test\_amp

Boolean variable that is set to true when a candidate block position is available for testing and false when the FIND\_1ST state is entered.

 test\_cw

Boolean variable that is set to true when a new FEC codeword is available for decoding and is set to false when the TEST\_CW state is entered.

# Interleaved FEC – Functions

-  Matches CL91
-  Based on CL91
-  Matches CL119
-  Based on CL119
-  Differences

## 300.5.4.2.2 Functions






### AMP\_COMPARE

This function compares the values of `first_pcs1` and `current_pcs1` to determine if a valid alignment marker payload sequence has been detected and returns the result of the comparison using the variable `amp_match`. If `current_pcs1` and `first_pcs1` both found a match and indicate the same PCS lane number, `amp_match` is set to true.


### SLIP

Causes the next candidate block position to be tested. The precise method for determining the next candidate block position is not specified and is implementation dependent. However, an implementation shall ensure that all possible block positions are evaluated.


# Interleaved FEC – Counters

-  Matches CL91
-  Based on CL91
-  Matches CL119
-  Based on CL119
-  Differences


## 300.5.4.2.3 Counters

 amp\_bad\_count


Counts the number of consecutive alignment markers that don't match the expected values for a given FEC lane.

 amp\_counter

This counter counts the interval of 4096 FEC codewords containing normal alignment marker payload sequences.






 cwA\_bad\_count

Counts the number of consecutive uncorrected FEC codewords for codeword A. This counter is set to zero when an FEC codeword A is received and cwA\_bad is false.

 cwB\_bad\_count

Counts the number of consecutive uncorrected FEC codewords for codeword B. This counter is set to zero when an FEC codeword B is received and cwB\_bad is false.

# Interleaved FEC – State Diagrams (1 of 2 slides)

-  Matches CL91
-  Based on CL91
-  Matches CL119
-  Based on CL119
-  Differences

## 300.5.4.3 State diagrams

The **FEC** shall implement four alignment marker lock processes in **Figure 300-TBD12**. An alignment marker lock process operates independently on each lane. The alignment marker lock state diagram shown in **Figure 300-TBD12** determines when the **FEC** has obtained alignment marker lock to the received bit stream for a given lane of the service interface.

Each alignment marker lock process looks for two valid alignment markers **557 056** × 10-bit Reed-Solomon symbols apart, on a per FEC lane basis, to gain alignment marker lock. When the alignment marker lock process achieves lock for a lane, and if a Clause 45 MDIO is implemented, the **FEC** shall record the **FEC** lane number received on that lane of the service interface in the appropriate lane mapping register (**3.TBD400 to 3.TBD415**). Once in lock, a lane goes out of alignment marker lock only when restart\_lock is signaled. This occurs when the **FEC** synchronization process determines that three uncorrectable codewords in a row are seen, or when the alignment marker lock process sees five alignment markers in a row that fail to match the expected pattern on a given lane.

The **FEC** shall implement the alignment process as shown in **Figure 300-TBD13**.

# Interleaved FEC – State Diagrams (2 of 2 slides)


## 300.5.4.3 State diagrams

Figure 300-TBD12 "Alignment marker lock state diagram" same as Figure 119-12 "Alignment marker lock state diagram", with following exceptions:

- pcs\_lane\_mapping<x> change to fec\_lane\_mapping<x>

Figure 300-TBD13 "FEC alignment state diagram" same as Figure 119-13 "PCS synchronization state diagram", with following exceptions:

- pcs\_enable\_deskew change to fec\_enable\_deskew
- pcs\_alignment\_valid change to fec\_alignment\_valid
- align\_status change to fec\_align\_status





**Thank You!**