


Executive Summary

- Include PCB initial representation was shown to have lower "reflection stamping" in reference to an optimized chip break-out & connector via area
- A "step at the right direction" will be recommended though not fully representing all phenomena
- One of the capacitive discontinuities of BO section and connector via were correlated to 29fF and 19fF respectively and presented during July Vienna Plenary – In a COM run, the resulting COM of capacitive discontinuities was still optimistic relative to BO section extraction byitself – Correlation was done to the capacitance value rather than COM result – Nevertheless still recommend using this methodology going forward, even though it underestimates the effect on COM
- Crosstalk Tx and Rx sections were extracted and correlated to SNDR& Eta0 values

Models Extraction & Correlation Methodology Specifications

- Ball-out used for extraction was specified by a selected group of 802.3ck participants
- Long via field extracted and put @ Tx section (~2.5mm via + 10mil stub)
- Short via field extracted and put @ Rx section utilizing the upper section of the board stack-up (~1.0mm via with a 10mil stub)
- Swapping via length between Tx & Rx done as well to come up with alternative interconnect constellation
- Runs were done using COM 2.7 on multiple cable interconnects to correlate Tx crosstalk to SNDR effect and Rx crosstalk to Eta0 effect
- 8 lanes are of the same device origin Is the assumption of nocorrelation whatsoever between lanes adequate? Nevertheless was assumed here according to COM methodology to derive SNDR and eta0


Models Extraction & Correlation Methodology Specifications



Models Extraction & Correlation Methodology Specifications

- A Through lane(s) was concatenated with Tx and Rx through-breakout sections and run in COM for base-line reference – Baseline COM recorded
- 2. Breakout Tx crosstalk sections concatenated to the same interconnect(s) + Rx through BO section. COM was run with full ball-out surrounding Target Crosstalk COM was recorded.
- 3. Rerun Phase1 with altering SNDR to come up with the Target Crosstalk COM by lowering SNDR Result = 32.5dB/32.9dB
- Breakout Tx through section was concatenated to the same interconnect(s) + Rx crosstalk section(s) - COM was run with full ballout surrounding – Target Crosstalk COM was recorded.
- 5. Rerun Phase1 with altering ETA0 to come up with the target Crosstalk COM by increasing ETA0 Result = 8.36e-9/9.35e-9

Model to be Inserted as "Include PCB" - Reminder



Summary, Conclusions, Recommendations & Next Steps

- Optimized break-out section effect on multiple lanes was translated to an updated Tx SNDR value of 32.5dB and Eta0 =8.36E-9 (if aggressors were changed to short, Eta0 =8.69E-9) Recommending using these values for CR COM, or SNDR=32.9 & Eta0= 9.35E-09
- Re-extracting the model with minimal via drill inaccuracy showed no actual effect on correlated SNDR/Eta0
- Resulting SNDR & ETA0 assumed no statistical correlation between aggressor lanes (as is done in COM) – Recommend further analysis if this assumption is appropriate/relevant for multilane port and adjust COM and SNDR/Eta0 accordingly.
- Recommend using C0/C1 and trace parameters following slide #6 for "include_PCB" = 1


M A R V E L L®


Backup

Two Possible Combination of SNDR/Eta0 according to Current Extraction


Cable	SNDR	Eta0	COM
P1_Tx4	32.5	8.36E-09	3.479
	00.0	0.055.00	0.000
P1_Tx4	32.9	9.35E-09	3.363
P2_Tx3	32.5	8.36E-09	3.863
P2_Tx3	32.9	9.35E-09	3.742


Rx Short Via Eta0 Correlation Test Example





Rx Long Via Correlation Example





COM Spread-Sheet

Table 93A-1 parameters			I/O control		Table 93A–3 parameters				
Parameter	Setting		Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units
fЬ	53.125	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2		
f min	0.05	GHz		CSV REPORT	1	logical	package_tl_tau	6.141E-03	ns/mm
Delta f	0.01	GHz		RESULT DIR	.tresultst100GEI			[87.5 87.5 ; 92.5 92.5]	Ohm
Cd	[1.2e-4 1.2e-4]	nF	[TX BX]	SAVE_FIGURES	1	logical	,		
Ls	[0.12, 0.12]	nΗ	[TXBX]	Port Order	[1234]		Table 92–12 parameters 5.2dB at 26.56GHz		
СЪ	[0.3e-4 0.3e-4]	nF	[TXBX]	RUNTAG	KR_eval_		Parameter	Setting	
z_p select	[2]	1	test cases to run]	COM CONTRIBUTION		logical	board tl gamma0 a1 a2		286 dB/in or 0.0506 dB/mm at 100 ohms
z_p (TX)	[12/31; 1.8/1.8]	mm	[test cases]		Operational		board_tl_tau	8.200E-03	ns/mm
z_p (NEXT)	[12 29; 1.8 1.8]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	90	Ohm
z_p (FEXT)	[12/31; 1.8/1.8]	mm	[test cases]	ERL Pass threshold	10	dB	z_bp (TX)	102.7	mm
z_p (RX)	[12/29; 1.8/1.8]	mm	[test cases]	DER_0	1.00E-04		z_bp (NEXT)	102.7	mm
C_p	[0.87e-4 0.87e-4]	nΕ	[TXBX]	T_T	6.16E-03	ns	z_bp (FEXT)	102.7	mm
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX)	102.7	mm
R d	[45 45]	Ohm	[TX BX]	Include PCB	0	logical			
A_v	0.39	٧	vp/vf=.694		ERL options				
A_fe	0.39	٧	opłof=:694	TDR	1	logical	al Floating Tap Control		
A_ne	0.578	٧		ERL	1	logical	N_bg	3	0 1 2 or 3 groups
L	4			ERL_ONLY	0	logical	N_bf	3	taps per group
M	32			TR_TDR	0.01	ns	N_f	40	UI span for floating taps
filter and Eq			N	3000		bmaxg	0.1	max DFE value for floating taps	
1_f	0.75	*fb		beta_x	2.53E+09				
c(0)	0.5		min	rho_z	0.25				
c(-1)	[-0.3:0.02:0]		[min:step:max]	fixture delay time	0	S			
c(-2)	[0:0.02:0.12]		[min:step:max]	TDR_V_TXPKG	0				
c(-3)	[-0.06:0.02: 0]		[min:step:max]	N_bx	24	UI	yellow indicates WIP		
c(1)	[-0.2:0.05:0]		[min:step:max]		Receiver testing				
N_b	12	UI		RX_CALIBRATION	0	logical			
b_max(1)	0.85			Sigma BBN step	5.00E-03	٧			
b_max(2N_b)	0.3			Noise, jitter					
DC	[-20:1:0]	dB	[min:step:max]	sigma_RJ	0.01	UI			
f_z	21.25	GHz		A_DD	0.02	UI			
f_p1	21.25	GHz		eta_0	9.35E-09	V^2/GHz			
f_p2	53.125	GHz		SNR_TX	33	dB			
g_DC_HP	[-6:1:0]		[min:step:max]	R_LM	0.95				
f_HP_PZ	0.6640625	GHz							