



MARVELL®

Comparison of C2M performance at TP1a with whole channel performance.



Mike Dudek
Tao Hu

11/11/2019 Presented at November 2019 Plenary.

Introduction

- Dudek_3ck_01_0719 explored the effect of host trace length on C2M TP1a performance with different die models, package lengths and some host impairments. It showed significant degradations and resonances at shorter host trace lengths and that the system needs to be designed to cope with the bad resonances.
- Dudek_3ck_01_0919 presented simulations of the whole channel performance, showed that a significantly stronger equalizer than the 5 tap FFE equalizer is required for adequate whole channel performance and provided some initial correlation between the VEC performance at TP1a and the whole channel performance.
- This presentation explores the correlation between VEC (and EVEC) at TP1a measured with the 4 tap DFE and 5 tap FFE reference equalizers used by the proposed baselines and whole channel performance where the module receiver has either 4 tap, 7 tap or 12 tap DFE or 5 tap or 10 tap FFE.


Chip to module block diagram for TP1a performance




On-die inductor termination

- HCB trace: 100ohm 63.8mm (2.5dB loss) (from COM model)
- TX/RX termination R_d : 50ohm
- Package trace length: 11.5mm
- Host die model $L_s=120\text{pH}$, $C_d=120\text{fF}$, $C_b=30\text{fF}$
- Sweep host trace length
- Host trace impedance: 100ohm
- A_v : 0.415V A_{ne} : 0.6V A_{fe} : 0.415V
- Crosstalk is not included.
- Lane 3 Is used for the simulations
- $\text{Eta}0=8.2\text{e-}9$ and $\text{TxSNR}= 33\text{dB}$
- Performance is simulated using COM 2.70
- The complete COM table is in the back-up


TP1a results by equalization




VEC at TP1a 5tap FFE vs. VEC at TP1a 4tap DFE



Chip to module block diagram for end to end performance



- RX termination R_d : 50ohm
- Module die/package model $L_s=100\text{pH}$, $C_d=100\text{fF}$, $C_b=30\text{fF}$
Package Trace 92.5 Ohm, 6mm length
- Sweep module trace length 1-30mm. Trace impedance: 92.5OHM
- Crosstalk is not included.
- Performance is simulated using COM 2.70
- The complete COM table is in the back-up




On-die inductor termination


Details of module model.

- The following equalizers were used
 - 4 tap DFE
 - 7 tap DFE
 - 12 tap DFE
 - 5 tap FFE
 - 10 tap FFE
- In all cases the Tx FIR was optimized for the VEC at TP1a using the chosen reference equalizer and then the tap weights were frozen for measuring the end to end performance with the various module receivers.

End to end COM examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a



End to end COM examples with approximate worst case module length and TX FIR optimized for 5 tap FFE at TP1a







Conclusions from these results.





- With these module package and die models a stronger equalizer is needed in the module to provide adequate performance for the critical 50mm to 160mm host trace lengths where the host could also be used for the CR specification.
- Note that there are other impairments that have not been explored in this presentation. In particular the effect of vias in the host and module.

Module receiver: 4-tap DFE

VEC at TP1a(DFE4/FFE5) vs. End to End COM (DFE4)







VEC/EVEC at TP1a (DFE4) vs. End to End COM (DFE4)







Module receiver: 7-tap DFE

VEC at TP1a(DFE4/FFE5) vs. End to End COM (DFE7)







VEC/EVEC at TP1a (DFE4) vs. End to End COM (DFE7)







Module receiver: 12-tap DFE

VEC at TP1a(DFE4/FFE5) vs. End to End COM (DFE12)







VEC/EVEC at TP1a(DFE4) vs. End to End COM (DFE12)







Module receiver: 5-tap FFE

VEC at TP1a(DFE4/FFE5) vs. End to End COM (FFE5)







VEC/EVEC at TP1a(DFE4) vs. End to End COM (FFE5)







Module receiver: 10-tap FFE

VEC at TP1a(DFE4/FFE5) vs. End to End COM (FFE10)



VEC/EVEC at TP1a(DFE4) vs. End to End COM (FFE10)



Conclusions.

- The correlation between performance at TP1a and whole link performance is better with the 4 tap DFE reference receivers with the DFE module receivers and very similar to the correlation of the 5 tap FFE reference receiver for the whole link performance with the FFE module receivers.
- Using EVEC instead of VEC with the 4 tap DFE makes the correlation worse.
- The 4 tap DFE should be chosen as the reference equalizer and VEC as the chief performance metric. (with an eye amplitude specification just to ensure that very high loss channels don't pass).
- The specification value in the proposed baselines of 8.5dB EVEC in sun_3ck_adhoc_01_103019 would result in many false passes even if a very strong module equalizer is used.
- The recommended specification value is 7.5dB VEC with the 4 tap DFE but this will require a strong module equalizer.

Back-up

TP1a COM spreadsheet w/ 4-tap DFE RX

Table 93A-1 parameters			
Parameter	Setting	Units	Information
f_b	53.125	GBd	
f_min	0.05	GHz	
Delta_f	0.01	GHz	
C_d	[1.2e-4 0]	nF	[TX RX]
L_s	[0.12, 0]	nH	[TX RX]
C_b	[0.3e-4 0]	nF	[TX RX]
z_p select	[1]		[test cases to run]
z_p (TX)	[11.5 11.5; 1.8 1.8]	mm	[test cases]
z_p (NEXT)	[0 0; 0 0]	mm	[test cases]
z_p (FEXT)	[11.5 11.5; 1.8 1.8]	mm	[test cases]
z_p (RX)	[0 0; 0 0]	mm	[test cases]
C_p	[0.87e-4 0]	nF	[TX RX]
R_0	50	Ohm	
R_d	[50 50]	Ohm	[TX RX]
A_v	0.415	V	
A_fe	0.415	V	
A_ne	0.6	V	
L	4		
M	32		
filter and Eq			
f_r	0.75	*fb	
c(0)	0.6		min
c(-1)	[-0.3:0.02:0]		[min:step:max]
c(-2)	[0:.02:0.1]		[min:step:max]
c(1)	[-0.1:0.05:0]		[min:step:max]
N_b	4	UI	
b_max(1)	0.5		
b_max(2..N_b)	0.2		
g_DC	[-14:1:-3]	dB	[min:step:max]
f_z	12.58	GHz	
f_p1	20	GHz	
f_p2	28	GHz	
g_DC_HP	[-3:1:0]		[min:step:max]
f_HP_PZ	1.328125	GHz	
ffe_pre_tap_len	0	UI	
ffe_post_tap_len	0	UI	
Include PCB	1	logical	
ffe_tap_step_size	0		
ffe_main_cursor_min	0.7		
ffe_pre_tap1_max	0.3		
ffe_post_tap1_max	0.3		
ffe_tapn_max	0.125		
ffe_backoff	0		

I/O control		
DIAGNOSTICS	0	logical
DISPLAY_WINDOW	0	logical
CSV_REPORT	1	logical
RESULT_DIR	results\100GEL_WG_{date}\	
SAVE_FIGURES	0	logical
Port Order	[1 3 2 4]	
RUNTAG	C2M_1218	
COM_CONTRIBUTION	0	logical
Operational		
COM Pass threshold	3	dB
ERL Pass threshold	10.5	dB
DER_0	1.00E-05	
T_r	6.16E-03	ns
FORCE_TR	1	logical
TDR and ERL options		
TDR	0	logical
ERL	0	logical
ERL_ONLY	0	logical
TR_TDR	0.01	ns
N	300	
TDR_Butterworth	1	logical
beta_x	1.70E+09	
rho_x	0.3	
fixture delay time	0	
Receiver testing		
RX_CALIBRATION	0	logical
Sigma BBN step	5.00E-03	V
Noise, jitter		
sigma_RJ	0.01	UI
A_DD	0.02	UI
eta_0	8.20E-09	V^2/GHz
SNR_TX	33	dB
R_LM	0.95	
TDR_W_TXPKG	1	

Table 93A-3 parameters		
Parameter	Setting	Units
package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
package_tl_tau	6.1400E-03	ns/mm
package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm
Table 92-12 parameters		
Parameter	Setting	Units
board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
board_tl_tau	5.790E-03	ns/mm
board_Z_c	[100 100]	Ohm
z_bp (TX)	1:400	mm
z_bp (NEXT)	0	mm
z_bp (FEXT)	0	mm
z_bp (RX)	63.8	mm

TP1a COM spreadsheet w/ 5-tap FFE RX

Table 93A-1 parameters			
Parameter	Setting	Units	Information
f_b	53.125	GBd	
f_min	0.05	GHz	
Delta_f	0.01	GHz	
C_d	[1.2e-4 0]	nF	[TX RX]
L_s	[0.12, 0]	nH	[TX RX]
C_b	[0.3e-4 0]	nF	[TX RX]
z_p select	[1]		[test cases to run]
z_p (TX)	[11.5 11.5; 1.8 1.8]	mm	[test cases]
z_p (NEXT)	[0 0; 0 0]	mm	[test cases]
z_p (FEXT)	[11.5 11.5; 1.8 1.8]	mm	[test cases]
z_p (RX)	[0 0; 0 0]	mm	[test cases]
C_p	[0.87e-4 0]	nF	[TX RX]
R_0	50	Ohm	
R_d	[50 50]	Ohm	[TX RX]
A_v	0.415	V	
A_fe	0.415	V	
A_ne	0.6	V	
L	4		
M	32		
filter and Eq			
f_r	0.75	*fb	
c(0)	0.6		min
c(-1)	[-0.3:0.02:0]		[min:step:max]
c(-2)	[0:.02:0.1]		[min:step:max]
c(1)	[-0.1:0.05:0]		[min:step:max]
N_b	0	UI	
b_max(1)	0		
b_max(2..N_b)	0		
g_DC	[-14:1:-3]	dB	[min:step:max]
f_z	18.88	GHz	
f_p1	28	GHz	
f_p2	53.125	GHz	
g_DC_HP	[-3:1:0]		[min:step:max]
f_HP_PZ	0.00025	GHz	
ffe_pre_tap_len	0	UI	
ffe_post_tap_len	4	UI	
Include PCB	1	logical	
ffe_tap_step_size	0		
ffe_main_cursor_min	0.7		
ffe_pre_tap1_max	0.3		
ffe_post_tap1_max	0.3		
ffe_tapn_max	0.125		
ffe_backoff	0		

I/O control		
DIAGNOSTICS	0	logical
DISPLAY_WINDOW	0	logical
CSV_REPORT	1	logical
RESULT_DIR	results\100GEL_WG_(date)\	
SAVE_FIGURES	0	logical
Port Order	[1 3 2 4]	
RUNTAG	C2M_1218	
COM_CONTRIBUTION	0	logical
Operational		
COM Pass threshold	3	dB
ERL Pass threshold	10.5	dB
DER_0	1.00E-05	
T_r	6.16E-03	ns
FORCE_TR	1	logical
TDR and ERL options		
TDR	0	logical
ERL	0	logical
ERL_ONLY	0	logical
TR_TDR	0.01	ns
N	300	
TDR_Butterworth	1	logical
beta_x	1.70E+09	
rho_x	0.3	
fixture delay time	0	
Receiver testing		
RX_CALIBRATION	0	logical
Sigma BBN step	5.00E-03	V
Noise, jitter		
sigma_RJ	0.01	UI
A_DD	0.02	UI
eta_0	8.20E-09	V^2/GHz
SNR_TX	33	dB
R_LM	0.95	
TDR_W_TXPKG	1	

Table 93A-3 parameters		
Parameter	Setting	Units
package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
package_tl_tau	6.1400E-03	ns/mm
package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm
Table 92-12 parameters		
Parameter	Setting	Units
board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
board_tl_tau	5.790E-03	ns/mm
board_Z_c	[100 100]	Ohm
z_bp (TX)	1:400	mm
z_bp (NEXT)	0	mm
z_bp (FEXT)	0	mm
z_bp (RX)	63.8	mm

End to end COM spreadsheet w/ n-tap DFE RX

Table 93A-1 parameters			
Parameter	Setting	Units	Information
f_b	53.125	GBd	
f_min	0.05	GHz	
Delta_f	0.01	GHz	
C_d	[1.2e-4 1.0e-4]	nF	[TX RX]
L_s	[0.12, 0.1]	nH	[TX RX]
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]
z_p select	[1]		[test cases to run]
z_p (TX)	[11.5 11.5; 1.8 1.8]	mm	[test cases]
z_p (NEXT)	[0 0; 0 0]	mm	[test cases]
z_p (FEXT)	[11.5 11.5; 1.8 1.8]	mm	[test cases]
z_p (RX)	[6 6; 0 0]	mm	[test cases]
C_p	[0.87e-4 0.87e-4]	nF	[TX RX]
R_0	50	Ohm	
R_d	[50 50]	Ohm	[TX RX]
A_v	0.415	V	
A_fe	0.415	V	
A_ne	0.6	V	
L	4		
M	32		
filter and Eq			
f_r	0.75	*fb	
c(0)	0.6		min
c(-1)	[-0.3:0.02:0]		[min:step:max]
c(-2)	[0:.02:0.1]		[min:step:max]
c(1)	[-0.1:0.05:0]		[min:step:max]
N_b	4/7/12	UI	
b_max(1)	0.5		
b_max(2..N_b)	0.2		
g_DC	[-14:1:-3]	dB	[min:step:max]
f_z	12.58	GHz	
f_p1	20	GHz	
f_p2	28	GHz	
g_DC_HP	[-3:1:0]		[min:step:max]
f_HP_PZ	1.328125	GHz	
ffe_pre_tap_len	0	UI	
ffe_post_tap_len	0	UI	
Include PCB	1	logical	
ffe_tap_step_size	0		
ffe_main_cursor_min	0.7		
ffe_pre_tap1_max	0.3		
ffe_post_tap1_max	0.3		
ffe_tapn_max	0.125		
ffe_backoff	0		

I/O control		
DIAGNOSTICS	0	logical
DISPLAY_WINDOW	0	logical
CSV_REPORT	1	logical
RESULT_DIR	results\100GEL_WG_{date}\	
SAVE_FIGURES	0	logical
Port Order	[1 3 2 4]	
RUNTAG	C2M_1218	
COM_CONTRIBUTION	0	logical
Operational		
COM Pass threshold	3	dB
ERL Pass threshold	10.5	dB
DER_0	1.00E-05	
T_r	6.16E-03	ns
FORCE_TR	1	logical
TDR and ERL options		
TDR	0	logical
ERL	0	logical
ERL_ONLY	0	logical
TR_TDR	0.01	ns
N	300	
TDR_Butterworth	1	logical
beta_x	1.70E+09	
rho_x	0.3	
fixture delay time	0	
Receiver testing		
RX_CALIBRATION	0	logical
Sigma BBN step	5.00E-03	V
Noise, jitter		
sigma_RJ	0.01	UI
A_DD	0.02	UI
eta_0	8.20E-09	V^2/GHz
SNR_TX	33	dB
R_LM	0.95	
TDR_W_TXPKG	1	

Table 93A-3 parameters		
Parameter	Setting	Units
package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
package_tl_tau	6.1400E-03	ns/mm
package_Z_c	[87.5 92.5 ; 92.5 92.5]	Ohm
Table 92-12 parameters		
Parameter	Setting	Units
board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
board_tl_tau	5.790E-03	ns/mm
board_Z_c	[100 92.5]	Ohm
z_bp (TX)	1:400	mm
z_bp (NEXT)	0	mm
z_bp (FEXT)	0	mm
z_bp (RX)	1:30	mm

End to end COM spreadsheet w/ 5-tap and 10-tap FFE

Table 93A-1 parameters			
Parameter	Setting	Units	Information
f_b	53.125	GBd	
f_min	0.05	GHz	
Delta_f	0.01	GHz	
C_d	[1.2e-4 1.0e-4]	nF	[TX RX]
L_s	[0.12, 0.1]	nH	[TX RX]
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]
z_p select	[1]		[test cases to run]
z_p (TX)	[11.5 11.5; 1.8 1.8]	mm	[test cases]
z_p (NEXT)	[0.0; 0.0]	mm	[test cases]
z_p (FEXT)	[11.5 11.5; 1.8 1.8]	mm	[test cases]
z_p (RX)	[6.6; 0.0]	mm	[test cases]
C_p	[0.87e-4 0.87e-4]	nF	[TX RX]
R_o	50	Ohm	
R_d	[50 50]	Ohm	[TX RX]
A_v	0.415	V	
A_fe	0.415	V	
A_ne	0.6	V	
L	4		
M	32		
filter and Eq			
f_r	0.75	*fb	
c(0)	0.6		min
c(-1)	[-0.3:0.02:0]		[min:step:max]
c(-2)	[0:0.02:0.1]		[min:step:max]
c(1)	[-0.1:0.05:0]		[min:step:max]
N_b	0	UI	
b_max(1)	0		
b_max(2..N_b)	0		
g_DC	[-14:1:-3]	dB	[min:step:max]
f_z	18.88	GHz	
f_p1	28	GHz	
f_p2	53.125	GHz	
g_DC_HP	[-3:1:0]		[min:step:max]
f_HP_PZ	0.00025	GHz	
ffe_pre_tap_len	0	UI	
ffe_post_tap_len	4/9	UI	
Include PCB	1	logical	
ffe_tap_step_size	0		
ffe_main_cursor_min	0.7		
ffe_pre_tap1_max	0.3		
ffe_post_tap1_max	0.3		
ffe_tapn_max	0.125		
ffe_backoff	0		


I/O control		
DIAGNOSTICS	0	logical
DISPLAY_WINDOW	0	logical
CSV_REPORT	1	logical
RESULT_DIR	results\100GEL_WG_{date}\	
SAVE_FIGURES	0	logical
Port Order	[1 3 2 4]	
RUNTAG	C2M_1218	
COM_CONTRIBUTION	0	logical
Operational		
COM Pass threshold	3	dB
ERL Pass threshold	10.5	dB
DER_o	1.00E-05	
T_r	6.16E-03	ns
FORCE_TR	1	logical
TDR and ERL options		
TDR	0	logical
ERL	0	logical
ERL_ONLY	0	logical
TR_TDR	0.01	ns
N	300	
TDR_Butterworth	1	logical
beta_x	1.70E+09	
rho_x	0.3	
fixture delay time	0	
Receiver testing		
RX_CALIBRATION	0	logical
Sigma BBN step	5.00E-03	V
Noise, jitter		
sigma_RJ	0.01	UI
A_DD	0.02	UI
eta_o	8.20E-09	V^2/GHz
SNR_TX	33	dB
R_LM	0.95	
TDR_W_TXPKG	1	

Table 93A-3 parameters		
Parameter	Setting	Units
package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
package_tl_tau	6.1400E-03	ns/mm
package_Z_c	[87.5 92.5 ; 92.5 92.5]	Ohm
Table 92-12 parameters		
board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
board_tl_tau	5.790E-03	ns/mm
board_Z_c	[100 92.5]	Ohm
z_bp (TX)	1:400	mm
z_bp (NEXT)	0	mm
z_bp (FEXT)	0	mm
z_bp (RX)	1:30	mm


COM PCB and package loss information

- PCB loss at 26.56GHz: $\sim 0.04\text{dB/mm}$, $\sim 1\text{dB/in.}$ (58mm is equivalent to the 2.3dB MCB loss being proposed in the cable small group).
- Package loss at 26.56GHz: 0.1dB/mm
- Insertion loss plotted in this presentation includes host, HCB and connector, but not package.


Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host




Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host



TP1a results by TxSNR




TP1a results by host impedance




Effect of Eta0

Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host



For the short package there is little effect in changing eta_0 in this range. However the required value for eta_0 to represent break-in needs to be evaluated.

Cd 0.11pF Ls 0pH Cb 0pF 30mm pkg 100ohm host



For the longer package changing η_0 in the range evaluated is still not significant even for the higher loss hosts

M A R V E L L[®]