M A R V E L L[®]

Effect of improved connector and additional module IC noise on whole channel performance and the comparison with TP1a performance.

Mike Dudek Tao Hu 1/10/20 Presented at January 2019 Geneva interim.

Introduction

- This work builds on the work presented in Dudek_3ck_01_0719, Dudek_3ck_01_0919 and Dudek_3ck_01_01119 which explored the effect of host trace length on C2M TP1a and whole channel performance with different die models, package lengths, different equalizers and some host impairments. These presentations showed significant degradations and resonances at shorter host trace lengths and that a significantly stronger equalizer than the 5 tap FFE equalizer is required for adequate whole channel performance. They also explored the correlation between VEC (and EVEC) at TP1a and whole channel performance.
- This presentation extends this work to evaluate the effect of an improved connector and investigates the effect of additional noise in the module receiver ASIC.



MARVELL®

Dudek_3ck_01_0120

Performance comparison between two eta values at TP1a (DFE4)



Performance comparison between connectors at TP1a (DFE4)



Chip to module block diagram for end to end performance



On-die inductor termination

Details of module model.

- The following equalizers were used
 - 4 tap DFE
 - 12 tap DFE
 - 10 tap FFE
 - In all cases the Tx FIR was optimized for the VEC at TP1a using the chosen reference equalizer and then the tap weights were frozen for measuring the end to end performance with the various module receivers. (5 tap FFE was not included because previous work had already shown it has inadequate performance.)
- The effect of module IC noise was investigated by varying the value of eta0. The following values were used.
 - 8.2e-9 V^2/GHz
 - 4e-8 V^2/GHz
 - 1e-7 V^2/GHz
 - 2.5e-7 V^2/GHz

Module RX: 4-tap DFE

End to end COM (DFE4) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a



End to end COM examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a





MARVELL®

Dudek_3ck_01_0120



MARVELL®

Dudek 3ck 01 0120

Old connector

New connector

15



M A R V E L L[®]

Dudek_3ck_01_0120



MARVELL®

Dudek_3ck_01_0120

Module RX: 12-tap DFE

End to end COM (DFE12) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a



End to end COM (DFE12) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a





MARVELL®

Dudek_3ck_01_0120



MARVELL®

Dudek 3ck 01 0120

7



MARVELL®

Dudek 3ck 01 0120

Old connector

5

New connector



MARVELL®

20

entage(%) 51

5 10

5

Dudek_3ck_01_0120

Module RX: 10-tap FFE

End to end COM (FFE10) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a



End to end COM (FFE10) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a





MARVELL®

Dudek_3ck_01_0120



MARVELL®

Dudek_3ck_01_0120



MARVELL®

Dudek 3ck 01 0120

Old connector

New connector

6



MARVELL®

Dudek_3ck_01_0120

Conclusions.

- EVEC (with the parameters proposed in sun_3ck_adhoc_01_103019) only correlates better to whole link performance for very high values of module Rx noise (more than 10x the value being used for backplane)
- VEC should be used as the chief performance metric. (with an eye amplitude specification just to ensure that very high loss channels don't pass).
- The recommended specification value in Dudek_3ck_01_1119 was 7.5dB VEC to provide adequate performance for the critical 50mm to 160mm host trace lengths where the host could also be used for the CR specification with the old connector. This will require a strong module equalizer however. With the improved connector it appears that a somewhat tighter host specification might be usable to enable a weaker module equalizer but note that there are other impairments that have not been explored in this presentation. In particular the effect of vias and crosstalk in the host.

Back-up

TP1a COM spreadsheet w/ 4-tap DFE RX

Table 93A-1 parameters				I/O control			Table 93A-3 parameters			
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units	
f_b	53.125	GBd		DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]		
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm	
Delta_f	0.01	GHz		RESULT_DIR	\results\100GEL_WG_{date	N	package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm	
C_d	[1.2e-40]	nF	[TX RX]	SAVE_FIGURES	0	logical				
L_s	[0.12, 0]	nH	[TX RX]	Port Order	[1324]			Table 92–12 parameters		
С_Ь	[0.3e-40]	nF	[TX RX]	RUNTAG	C2M_1218		Parameter	Setting		
z_p select	[1]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]		
z_p (TX)	[13 13; 1.8 1.8]	mm	[test cases]		Operational		board_tl_tau	5.790E-03	ns/mm	
z_p (NEXT)	[00; 00]	mm	[test cases]	COM Pass threshold	з	dB	board_Z_c	[100 100]	Ohm	
z_p (FEXT)	[13 13; 1.8 1.8]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp (TX)	7	mm	
z_p (RX)	[00; 00]	mm	[test cases]	DER_0	1.00E-05		z_bp (NEXT)	0	mm	
С_р	[0.87e-40]	nF	[TX RX]	T_r	6.16E-03	ns	z_bp (FEXT)	0	mm	
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX)	63.8	mm	
R_d	[50 50]	Ohm	[TX RX]							
A_v	0.415	V		TDR	and ERL options					
A_fe	0.415	V		TDR	0	logical				
A_ne	0.6	V		ERL	0	logical	TV pooleogo			
L	4			ERL_ONLY	0	logical	I A package			
м	32			TR_TDR	0.01	ns				
	filter and Eq			N	300		11.5mm for	old connector		
f_r	0.75	*fb		TDR_Butterworth	1	logical				
c(0)	0.6		min	beta_x	1.70E+09		13mm for in	noroved connecto	br	
c(-1)	[-0.3:0.02:0]		[min:step:max]	rho_x	0.3					
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0		z hn(TX)			
c(1)	[-0.1:0.05:0]		[min:step:max]	Re	ceiver testing		$\underline{Z}_{\underline{D}}$			
N_b	4	UI		RX_CALIBRATION	0	logical	1 to 100 mm	w/ stop 1mm		
b_max(1)	0.5			Sigma BBN step	5.00E-03	V	1 10 40011111	w step min		
b_max(2N_b)	0.2									
g_DC	[-14:1:-3]	dB	[min:step:max]		Voise, jitter					
f_z	12.58	GHz		sigma_RJ	0.01	UI				
f_p1	20	GHz		A_DD	0.02	UI				
f_p2	28	GHz		eta_0	0.00E+00	V^2/GHz				
g_DC_HP	[-3:1:0]		[min:step:max]	SNR_TX	33	dB				
f_HP_PZ	1.328125	GHz		R_LM	0.95					
ffe_pre_tap_len	0	UI								
ffe_post_tap_len	0	UI		TDR_W_TXPKG	1					
Include PCB	1	logical								
ffe_tap_step_size	0	-								
ffe_main_cursor_min	0.7									
ffe_pre_tap1_max	0.3									
ffe_post_tap1_max	0.3									
ffe_tapn_max	0.125									
ffe_backoff	0									
_										

End to end COM spreadsheet w/ n-tap DFE RX

Table 93A-1 parameters			I/O control			Table 93A–3 parameters			
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units
f_b	53.125	GBd		DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	\results\100GEL_WG_{da	te}\	package_Z_c	[87.5 92.5 ; 92.5 92.5]	Ohm
C_d	[1.2e-4 1.0e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical			
L_s	[0.12, 0.1]	nH	[TX RX]	Port Order	[1324]			Table 92–12 parameters	
С_Ь	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	C2M_1218		Parameter	Setting	
z_p select	[1]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
z_p (TX)	[11.5 11.5; 1.8 1.8]	mm	[test cases]		Operational		board_tl_tau	5.790E-03	ns/mm
z_p (NEXT)	[00; 00]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	[100 92.5]	Ohm
z_p (FEXT)	[11.5 11.5; 1.8 1.8]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp (TX)	1:400	mm
z_p (RX)	[66;00]	mm	[test cases]	DER_0	1.00E-05		z_bp (NEXT)	0	mm
C_p	[0.87e-4 0.87e-4]	nF	[TX RX]	T_r	6.16E-03	ns	z_bp (FEXT)	0	mm
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX)	1:30	mm
R_d	[50 50]	Ohm	[TX RX]						
A_v	0.415	V		TDR a	and ERL options				
A_fe	0.415	V		TDR	0	logical			
A_ne	0.6	V		ERL	0	logical	TV pooleog	<u>.</u>	
L	4			ERL_ONLY	0	logical	I A packay	<u>e.</u>	
M	32			TR_TDR	0.01	ns			
	filter and Eq			N	300		11.5mm to	old connector	
f_r	0.75	*fb		TDR_Butterworth	1	logical			
c(0)	0.6		min	beta_x	1.70E+09		13mm for I	mproved connec	tor
c(-1)	[-0.3:0.02:0]		[min:step:max]	rho_x	0.3			1	
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0		z bp(X):		
c(1)	[-0.1:0.05:0]		[min:step:max]	Re	ceiver testing				
N_b	4/7/12	UI		RX_CALIBRATION	0	logical	1 to 400mm	n w/ sten 1mm	
b_max(1)	0.5			Sigma BBN step	5.00E-03	V			
b_max(2N_b)	0.2						z hn(RX)		
g_DC	[-14:1:-3]	dB	[min:step:max]	r	Noise, jitter		$\underline{z}_{\underline{DP}(\underline{IXX})}$		
f_2	12.58	GHz		sigma_RJ	0.01	UI	1 to 30 mm	w/ston 1mm	
f_p1	20	GHz		A_DD	0.02	UI			
f_p2	28	GHz		eta_0	8.20E-09	V^2/GHz			
g_DC_HP	[-3:1:0]		[min:step:max]	SNR_TX	33	dB			
f_HP_PZ	1.328125	GHz		R_LM	0.95				
ffe_pre_tap_len	0	UI							
ffe_post_tap_len	0	UI		TDR_W_TXPKG	1		Eta 0. [8 20-0	10.810.7250	$71 \sqrt{2/GH_7}$
Include PCB	1	logical					LIA_0. [0.26-3		
ffe_tap_step_size	0								
ffe_main_cursor_min	0.7								
ffe_pre_tap1_max	0.3								
ffe_post_tap1_max	0.3								
ffe_tapn_max	0.125								
ffe_backoff	0								

End to end COM spreadsheet w/ 10-tap FFE

	Table 93A-1 parameters				I/O control		Table 93A-3 parameters
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter Setting Units
f_b	53.125	GBd		DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a2 [0 0.0009909 0.0002772]
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau 6.1400E-03 ns/mm
Delta_f	0.01	GHz		RESULT_DIR	\results\100GEL_WG_{dat	e}∖	package_Z_c [87.5 92.5 ; 92.5 92.5] Ohm
C_d	[1.2e-4 1.0e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical	
Ls	[0.12, 0.1]	nH	[TX RX]	Port Order	[1324]		Table 92–12 parameters
С_Ь	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	C2M_1218		Parameter Setting
z_p select	[1]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2 [0 3.8206e-04 9.5909e-05]
z_p (TX)	[13 13; 1.8 1.8]	mm	[test cases]		Operational		board_tl_tau 5.790E-03 ns/mm
z_p (NEXT)	[00; 00]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c [100 92.5] Ohm
z_p (FEXT)	[13 13; 1.8 1.8]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp (TX) 41 mm
z_p (RX)	[66;00]	mm	[test cases]	DER_0	1.00E-05		z_bp (NEXT) 0 mm
C_p	[0.87e-4 0.87e-4]	nF	[TX RX]	T_r	6.16E-03	ns	z_bp (FEXT) 0 mm
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX) 7 mm
R_d	[50 50]	Ohm	[TX RX]				
A_v	0.415	V		TDR	and ERL options		
A_fe	0.415	V		TDR	0	logical	
A_ne	0.6	V		ERL	0	logical	
L	4			ERL_ONLY	0	logical	
М	32			TR_TDR	0.01	ns	
	filter and Eq	_		N	300		11.5mm for old connector
f_r	0.75	*fb		TDR_Butterworth	1	logical	
c(0)	0.6		min	beta_x	1.70E+09		13mm for improved connector
c(-1)	[-0.3:0.02:0]		[min:step:max]	rho_x	0.3		
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0		z bp(TX)
c(1)	[-0.1:0.05:0]		[min:step:max]	Re	ceiver testing		
N_b	0	UI		RX_CALIBRATION	0	logical	1 to 400 mm w/ step 1 mm
b_max(1)	0			Sigma BBN step	5.00E-03	V	T to tothin w step min
b_max(2N_b)	0						z hn(PX)
g_DC	[-14:1:-3]	dB	[min:step:max]		Noise, jitter		\underline{z} <u>bp((XX)</u> .
f_z	18.88	GHz		sigma_RJ	0.01	UI	1 to 20mm w/atop 1mm
f_p1	28	GHz		A_DD	0.02	UI	I to somm w/ step min
f_p2	53.125	GHz		eta_0	8.20E-09	V^2/GHz	
g_DC_HP	[-3:1:0]		[min:step:max]	SNR_TX	33	dB	
f_HP_PZ	0.00025	GHz		R_LM	0.95		
ffe_pre_tap_len	0	UI					
ffe_post_tap_len	9	UI		TDR_W_TXPKG	1		Eta $0.[8, 20, 0, 40, 8, 10, 7, 2, 50, 7] //2/CHz$
Include PCB	1	logical					
ffe_tap_step_size	0						
ffe_main_cursor_min	0.7						
ffe_pre_tap1_max	0.3						
ffe_post_tap1_max	0.3						
ffe_tapn_max	0.125						
ffe_backoff	0						

module length and TX FIR optimized for 4 tap DFE at TP1a (from Dudek 3ck 01 1119



COM PCB and package loss information

- PCB loss at 26.56GHz: ~0.04dB/mm, ~1dB/in. (58mm is equivalent to the 2.3dB MCB loss being proposed in the cable small group).
- Package loss at 26.56GHz: 0.1dB/mm
- Insertion loss plotted in this presentation includes host, HCB and connector, but not package.

Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host



Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host



TP1a results by TxSNR



TP1a results by host impedance



MARVELL®