

# **Sublayer Delay for Interleaved 100G FEC**

Shawn Nicholl, Xilinx

Ben Jones, Xilinx

IEEE P802.3ck Interim Meeting

Geneva, Switzerland

January 2020

# Introduction

- **Interleaved 100G FEC (CL161) latency is larger than CL91 latency**
- **Current P802.3ck/D1.0 draft specifies a CL161 sublayer delay constraint that is the same as CL91**
- **The sublayer delay value for RS-FEC-Int should be increased in proportion to the increased sublayer latency**

# Previous Work

- [gustlin\\_3ck\\_01a\\_1119.pdf](#), slide 6, contains the adopted P802.3ck baseline for Dual FEC for 100GBASE-CR1 and 100GBASE-KR1
  - [nicholl\\_3ck\\_01b\\_0519.pdf](#), contains the details of the Interleaved 100G FEC
- [gustlin\\_3ck\\_01\\_1118.pdf](#), slide 8, contains discussion about latency in Interleaved 100G FEC

# Overview

- **This presentation reviews the 100G Sublayer Delay constraints and proposes updated values for the CL161 RS-FEC-Int Sublayer**

# 100G Sublayer Delays

- Table 80-5 summarizes the Sublayer delay constraints for 100G
- These delay constraints are used to provide predictable operation of the MAC Control PAUSE operation
- The current 100GBASE-R RS-FEC Sublayer delay is 40960 bit times
  - 40960 BT = 80 pause\_quanta = 409.60 ns
- This delay constraint information is also found in Clause 91.4

Table 80-5—Sublayer delay constraints

Sublayer	Maximum (bit time) <sup>a</sup>	Maximum (pause_quanta) <sup>b</sup>	Maximum (ns)	Notes <sup>c</sup>
100GBASE-R PCS	35 328	69	353.28	See 82.5.
100GBASE-R FEC	122 880	240	1228.8	See 74.6.
100GBASE-R RS-FEC	40 960	80	409.60	See 91.4.
100GBASE-R PMA	9 216	18	92.16	See 83.5.4.
100GBASE-KR4 PMD	2 048	4	20.48	Includes delay of one direction through backplane medium. See 93.4.
100GBASE-KP4 PMA/PMD	8 192	16	81.92	Includes delay of one direction through backplane medium. See 94.2.5.

Source: IEEE 802.3-2018 Clause 80

## 91.4 Delay constraints

The maximum delay contributed by the RS-FEC sublayer (sum of transmit and receive delays at one end of the link) shall be no more than 40960 bit times (80 pause\_quanta or 409.6 ns). A description of overall system delay constraints and the definitions for bit times and pause\_quanta can be found in 80.4 and its references.

Source: IEEE 802.3-2018 Clause 91

# Interleaved 100G FEC Latency

- Currently Table 80-5 contains no entry for RS-FEC-Int sublayer
- Clause 161.4 refers to 91.4, which implies that the delay constraint for RS-FEC-Int is the same as the delay constraint for RS-FEC sublayer
- However, CL161 Interleaved 100G FEC consumes an additional 51-102 ns of latency beyond CL91 latency
  - The exact latency increase depends on implementation

## Latency for the 100G Interleaved FEC Sublayer

### Current Clause 91 RS544


Latency	Contributor
51ns	Block time
50-100ns	Processing*
101-151ns	Total

### Potential RS544 Interleaved

Latency	Contributor
102ns	Block time
50-150ns	Processing*
152-252ns	Total

\*depends on parallelism/latency tradeoffs

Page 8



Source: gustlin\_3ck\_01\_1118.pdf

# Proposed delay constraints for RS-FEC-Int

- Assuming the worst case additional latency of ~102 ns for RS-FEC-Int
- At 100G, one pause\_quanta is 5.12ns, thus 102 ns is 20 pause\_quanta
- The current Clause 91 RS-FEC sublayer delay is 80 pause\_quanta
- Propose to use 100 pause\_quanta for the Clause 161 RS-FEC-Int sublayer delay
- Propose to update Clause 161.4 with the following text:
  - The maximum delay contributed by the RS-FEC-Int sublayer (sum of transmit and receive delays at one end of the link) shall be no more than 51200 bit times (100 pause\_quanta or 512 ns). A description of overall system delay constraints and the definitions for bit times and pause\_quanta can be found in 80.4 and its references.

# Proposed Sublayer delay table entry for RS-FEC-Int

- Propose to update Table 80-5 with values for the 100GBASE-R RS-FEC-Int sublayer

Proposed Table 80-5 Sublayer delay constraints

Sublayer	Maximum (bit time)	Maximum (pause_quanta)	Maximum (ns)	Notes
...	...	...	...	...
100GBASE-R PCS	35 328	69	353.28	See 82.5
100GBASE-R FEC	122 880	240	1228.8	See 74.6
100GBASE-R RS-FEC	40 960	80	409.60	See 91.4
100GBASE-R RS-FEC-Int	51 200	100	512	See 161.4
...	...	...	...	...



# Summary

- **This presentation reviews the sublayer delay constraint for Interleaved 100G FEC and proposes a new value for CL161**
- **Recommend to update P802.3ck draft with the new value**

**Thank You!**

# Backups

# 400G Sublayer Delays

- Table 116-6 summarizes the Sublayer delay constraints for 400G
- The current 400GBASE-R PCS Sublayer delay is 320 000 bit times
  - 320 000 BT = 625 pause\_quanta = 800 ns
- This delay constraint information is also found in Clause 119.5

Table 116–6—Sublayer delay constraints (400GBASE)

Sublayer	Maximum (bit time) <sup>a</sup>	Maximum (pause_quanta) <sup>b</sup>	Maximum (ns)	Notes <sup>c</sup>
400G MAC, RS, and MAC Control	98 304	192	245.76	See 117.1.4.
400GBASE-R PCS or 400GXS <sup>d</sup>	320 000	625	800	See 119.5.

Source: IEEE 802.3-2018 Clause 116

## 119.5 Delay constraints

The maximum delay contributed by the 200GBASE-R PCS (sum of transmit and receive delays at one end of the link) shall be no more than 160 256 BT (313 pause\_quanta or 801.28 ns). The maximum delay contributed by the 400GBASE-R PCS (sum of transmit and receive delays at one end of the link) shall be no more than 320 000 BT (625 pause\_quanta or 800 ns). A description of overall system delay constraints and the definitions for bit times and pause\_quanta can be found in 116.4 and its references.

Source: IEEE 802.3-2018 Clause 119

# 200G Sublayer Delays

- **Table 116-5 summarizes the Sublayer delay constraints for 200G**
- **The current 200GBASE-R PCS Sublayer delay is 160 256 bit times**
  - 160 256 BT = 313 pause\_quanta = 801.28 ns
- **This delay constraint information is also found in Clause 119.5**

Table 116-5—Sublayer delay constraints (200GBASE)

Sublayer	Maximum (bit time) <sup>a</sup>	Maximum (pause_quanta) <sup>b</sup>	Maximum (ns)	Notes <sup>c</sup>
200G MAC, RS, and MAC Control	49 152	96	245.76	See 117.1.4.
200GBASE-R PCS or 200GXS <sup>d</sup>	160 256	313	801.28	See 119.5.

Source: IEEE 802.3-2018 Clause 116

## 119.5 Delay constraints

The maximum delay contributed by the 200GBASE-R PCS (sum of transmit and receive delays at one end of the link) shall be no more than 160 256 BT (313 pause\_quanta or 801.28 ns). The maximum delay contributed by the 400GBASE-R PCS (sum of transmit and receive delays at one end of the link) shall be no more than 320 000 BT (625 pause\_quanta or 800 ns). A description of overall system delay constraints and the definitions for bit times and pause\_quanta can be found in 116.4 and its references.

Source: IEEE 802.3-2018 Clause 119

# 50G Sublayer Delays

- **Table 131-4 summarizes the Sublayer delay constraints for 50G**
- **The current 50GBASE-R RS-FEC Sublayer delay is 25 600 bit times**
  - 25 600 BT = 50 pause\_quanta = 512 ns
- **This delay constraint information is also found in Clause 134.4**

Table 131–4—Sublayer delay constraints (50GBASE)

Sublayer	Maximum (bit time) <sup>a</sup>	Maximum (pause_quanta) <sup>b</sup>	Maximum (ns)	Notes <sup>c</sup>
50G MAC, RS, and MAC Control	16 384	32	327.68	See 132.1.4.
50GBASE-R PCS	11 264	22	225.28	See 133.3.
50GBASE-R RS-FEC	25 600	50	512	See 134.4.

Source: IEEE 802.3cd-2018 Clause 131

## 134.4 Delay constraints

The maximum delay contributed by the RS-FEC sublayer (sum of transmit and receive delays at one end of the link) shall be no more than 25 600 bit times (50 pause\_quanta or 512 ns). A description of overall system delay constraints and the definitions for bit times and pause\_quanta can be found in 131.4 and its references.

Source: IEEE 802.3cd-2018 Clause 134

# Selection of 400G Sublayer Delays

- [gustlin\\_01\\_0216\\_logic.pdf](#) proposed values for the 400G sublayer delay
  - During comment resolution [P802d3bs\\_D1p2\\_comments\\_final\\_CI.pdf](#) of P802.3bs/D1.2 the values found in the presentation were accepted
  - P802.3bs/D1.3 contains the sublayer delay values that are present in 802.3-2018 today

## Proposed Value for the PCS Sublayer

- 802.3bs has FEC included in the PCS which is different from past projects, 100G reference has both added together
- Proposed value for 400GbE is a little bit higher than 4\* the quanta of 100G

Rate	Standard	Max (Bit Time)	Pause Quanta	Delay (ns)
100G	802.3bj	76288	149	762.88
400G	802.3bs	320000	625	800

Page 6

Source: [gustlin\\_01\\_0216\\_logic.pdf](#)

# Selection of 200G Sublayer Delays

- [gustlin\\_3bs\\_03\\_0516.pdf](#) proposed a baseline for 200GE, including the 200G sublayer delay values
  - During the meeting ( [minutes\\_3bs\\_0516\\_approved.pdf](#) )
    - Motion #5 approved the baseline
    - Motion #9 directed the editors to generate Draft 1.4 for Task Force review from Draft 1.3, closed comments, and adopted baselines for 200 GbE
  - P.802.3bs/D1.4 contains the sublayer delay values that are present in 802.3-2018 today
    - Note that the delay value for the 200GE PCS is 313 pause\_quanta which is the ceiling(625/2)

## Misc Stuff

- All skew and delay budgets are identical to 400GbE
  - Delay is the same in time units (ns), number of bits is ½

Page 13

Source: [gustlin\\_3bs\\_03\\_0516.pdf](#)



# Selection of 50G Sublayer Delays

- [brown\\_3cd\\_03\\_1116.pdf](#) proposed values for the 50G sublayer delay values
  - Slide 7 discusses the RS-FEC delay
  - During comment resolution [8023cd\\_D10\\_final\\_comment\\_responses\\_by\\_clause.pdf](#) of P802.3cd/D1.0 the values found in the presentation were accepted
  - During the meeting ( [minutes\\_3cd\\_1116\\_approved.pdf](#) )
    - Motion #7 moved to accept the proposed responses to comments listed in [8023cd\\_D10\\_comment\\_proposed\\_responses\\_bucket\\_list.pdf](#) and to generate Draft 1.1 for Task Force recirculation from Draft 1.0 and the closed comments
  - P.802.3cd/D1.1 contains the sublayer delay values that are present in 802.3-2018 today

## RS-FEC delay

Clause 134 RS-FEC is based on Clause 91 with...

- The same codeword size
- Half the data rate

Allocated delay in clause 91 is 409.6 ns or 40960 bit times - about 7.5 codewords' worth in RS(514, 544) mode

- Encoding delay is negligible
- The minimum decoding delay is ~55 ns for storing a codeword; another ~55 for error marking; this leaves ~5.5 codewords' worth (~300 ns) for processing

For Clause 134, codeword delay is twice that of Clause 91, but the processing time can be similar to clause 91 (decoding is the same)

Proposed value for clause 134 is based on same processing time and twice the codeword time, so  $300 + 220 = 520$  ns; rounded to an integer (50) pause\_quanta yields 512 ns

Source: brown\_3cd\_03\_1116.pdf