

The background is a vibrant red color. It features a complex network of white lines and dots, resembling a data network or a circuit board. On the left side, there are faint, semi-transparent images of a code editor window with a cursor, a target icon, and a waveform graph. In the center, there are some faint, semi-transparent text elements that look like code or technical specifications, such as "selected warrior modifier object" and "number of modifier ob".

Supporting Material for comment #103

Jeff Slavick

803.2ck Interim Jan 2020



Contributors

- Shawn Nicholl
- Ben Jones

Copper Interface Bring up Options

- Auto-negotiation
 - Devices determine highest BW link both sides advertise and operate at it to set the SerDes rate and PCS/FEC mode
 - Link Training is run to establish TxEq and precoding
- Forced Rate (AUI style bringup)
 - User sets configuration (Serdes rate, PCS/FEC mode, TxEq, precoding)
 - Link Training should be run for PAM4 links, but usually is skipped for NRZ links
 - This mode is a supported mode by the standard because AN is optional to be used

73.1 Auto-Negotiation introduction

While implementation of Auto-Negotiation is mandatory for Backplane Ethernet PHYs, the use of Auto-Negotiation is optional. Parallel detection shall be provided for legacy devices that do not support Auto-Negotiation.

Debugging Link up Issues

- If PCS/FEC mode is not set the same on both sides then the link will fail to come up.
- To debug LinkUp issues you will start at the failing layer and work your way down to determine what is failing.
- For example to figure out why LinkUp is not occurring you would check following in this order.
 - 1) PCS::PCS_status
 - 2) PCS::alignment_valid
 - 3) PCS::am_lock[19:0]
 - 4) FEC::fec_alignment_valid
 - 5) FEC::amps_lock[3:0]
 - 6) SERDES::training_failure

Issue with CI161 AM pattern

- If one side is in CI91 mode and the other in CI161 mode then the status looks like

Status	Co-located	Separated
PCS_status	?	FALSE
PCS_align_valid	?	FALSE
PCS_am_lock	?	FALSE
FEC_alignment_valid	TRUE/TOGGLE	TRUE/TOGGLE
FEC_amps_lock	TRUE	TRUE
SERDES_training_failure	FALSE	FALSE

- FEC frames but is getting consecutive uncorrectable codewords and re-framing constantly which prevents the PCS from coming up.

Debugging Issue

- Uncorrectable codewords is usually caused by poor SerDes performance
 - However SerDes eye metrics would appear to be “good”
- Checking loopback configuration successfully comes up
 - both sides of local port have same FEC mode
- Changing cables does not resolve the issue
 - still have cross wired modes

Historical operations

- When multiple FEC modes are supported for a given baud rate and encoding they aren't allowed to achieve alignment to each other when the modes are not the same.
 - 26.5625Gbaud PAM4 is used for:
 - 400Gx8
 - 200Gx4
 - 100Gx2
 - 50Gx1
 - 25.78125GBaud NRZ is used for:
 - 100Gx4
 - 25Gx1 (3 different FEC modes)
- None of the above will achieve FEC frame to one another
- This is not true for the current state of CI161

RS-FEC Alignment Markers

FEC mode	Clause	Lanes	CM	1 st UM Lane0	Interval	Bit Interval
400G – RS544 Int	119	16	0x9A 4A 26 <i>CI119 CM</i>	0x01 71 F3 <i>400G – L0</i>	163,840 257b 8192 CW	2,785,280
200G – RS544 Int	119	8	0x9A 4A 26 <i>CI119 CM</i>	0xB3 C0 8C <i>200G – L0</i>	82,920 257b 4096 CW	2,785,280
100G – RS544 Int	161	4	0xC1 68 21 <i>100G – L0</i>	0xF5 07 09 <i>100G – L4</i>	81,920 257b 4096 CW	5,570,560
100G – RS544	91	4	0xC1 68 21 <i>100G – L0</i>	0xF5 07 09 <i>100G – L4</i>	81,920 257b 4096 CW	5,570,560
100G - EEE	91	4	0x3E 97 DE <i>~100G – L0</i>	0x0A F8 F6 <i>~100G – L4</i>	40 257b 2 CW	2640
100G – RS528	91	4	0xC1 68 21 <i>100G – L0</i>	0xF5 07 09 <i>100G – L4</i>	81,920 257b 4096 CW	5,406,720
50G – RS544	134	2	0x90 76 47 <i>40G – L0</i>	0xC5 65 9B <i>40G – L2</i>	20,480 257b 1024 CW	2,785,280
25G – RS528	108	1	0xC1 68 21 <i>100G – L0</i>	0xF0 C4 47 <i>40G – L1</i>	20,480 257b 1024 CW	5,406,720

Possible paths forward

- A. Prevent Legacy and CI161 from achieving AM lock to each other
 - Link doesn't come up
 - Most robust for system, both sides can't comprehend each other
- B. Prevent CI161 from achieving AM lock to Legacy
 - Legacy side would flap continuously, CI161 would never PCS/FEC Lock
 - Prevents flapping on one side
- C. Provide indicator CI161 is getting wrong format
 - Flaps occur and user has to know what to look for
- D. Do Nothing

Recommendation

- Implement Option A
 - It's the most robust solution
 - Users get a response from the link they're use to when mis-configuration occurs
- Next few slides shows several methods to implement Option A
- Backup slides have methods for implementing Option B and C

Option A: Methods to Prevent False lock on both sides

- Change Common Marker (common pattern sent on all lanes)
 - Prevents both sides from locking
 - No longer same pattern used for AM lock for 100G PHYs
- Change Unique Marker (pattern used to identify which lane is which)
 - Prevents both sides from being able to re-order
 - New pattern to look for on every lane
- Change Both
 - Prevents both sides from locking
 - Requires analysis of new pattern to be done for Baseline wander

Option A: Methods to Prevent False Lock Implementation Choices

- 1) Change Common Marker
 - Use 40G Lane0 like 50G does
- 2) Change Common Marker
 - Use 200/400G Common Marker like the other RS-FEC Interleave
- 3) Change Unique Marker
 - Use 100G EEE format (Flip flop M0,1,2 and M4,5,6 for just UM patterns, AM4-19)
- 4) Change Both Common and Unique Markers
 - Full new AM patterns

Option A: Methods to Prevent False Lock Choices

	FEC mode	Lanes	CM	1 st UM Lane0	Interval	Bit Interval
1	100G – RS544 Int	4	0x90 76 47 40G – L0	0xF5 07 09 100G – L4	81,920 257b 4096 CW	5,570,560
2	100G – RS544 Int	4	0x9A 4A 26 CI119 CM	0xF5 07 09 100G – L4	81,920 257b 4096 CW	5,570,560
3	100G – RS544 Int	4	0xC1 68 21 100G – L0	0x0A F8 F6 ~100G – L4	81,920 257b 4096 CW	5,570,560
4	100G – RS544 Int	4	0xAE C9 44	0x3C F2 48	81,920 257b 4096 CW	5,570,560
	100G – RS544	4	0xC1 68 21 100G – L0	0xF5 07 09 100G – L4	81,920 257b 4096 CW	5,570,560
	100G - EEE	4	0x3E 97 DE ~100G – L0	0x0A F8 F6 ~100G – L4	40 257b 2 CW	2640
	100G – RS528	4	0xC1 68 21 100G – L0	0xF5 07 09 100G – L4	81,920 257b 4096 CW	5,406,720
	50G – RS544	2	0x90 76 47 40G – L0	0xC5 65 9B 40G – L2	20,480 257b 1024 CW	2,785,280

Option A Recommendation

- Do option A.2 or A.3
 - Change the Common Marker to 200/400G pattern (A.2)
 - Change the Unique Marker to 100G EEE pattern for AM4-19 (A.3)

A.2 text (change common marker to CI119 format)

For $x=0$ to 19, $\text{amp_tx_x}\langle 63:0 \rangle$ is constructed as follows:

- a) if $x \leq 3$ $\text{amp_tx_x}\langle 23:0 \rangle$ is set to CM0, CM1, and CM2 as shown in Figure 119-4 (bits 23 to 0) using the values in Table 119-1 for PCS lane number x . if $x \geq 4$ $\text{amp_tx_x}\langle 23:0 \rangle$ is set to M0, M1, and M2 as shown in Figure 82-9 (bits 25 to 2) using the values in Table 82-2 for PCS lane number x .
- b) $\text{amp_tx_x}\langle 31:24 \rangle = \text{am_tx_x}\langle 33:26 \rangle$
- c) if $x \leq 3$ $\text{amp_tx_x}\langle 55:32 \rangle$ is set to CM4, CM5, and CM6 as shown in Figure 119-4 (bits 55 to 32) using the values in Table 119-1 for PCS lane number x . if $x \geq 4$ $\text{amp_tx_x}\langle 55:32 \rangle$ is set to M4, M5, and M6 as shown in Figure 82-9 (bits 57 to 34) using the values in Table 82-2 for PCS lane number x .
- d) $\text{amp_tx_x}\langle 63:56 \rangle = \text{am_tx_x}\langle 65:58 \rangle$

A.3 text (change AM4-19 to inverted, EEE format)

For $x=0$ to 19, $\text{amp_tx_x}\langle 63:0 \rangle$ is constructed as follows:

- a) if $x \leq 3$ $\text{amp_tx_x}\langle 23:0 \rangle$ is set to M0, M1, and M2 as shown in Figure 82–9 (bits 25 to 2) using the values in Table 82–2 for PCS lane number 0. if $x \geq 4$ $\text{amp_tx_x}\langle 23:0 \rangle$ is set to M4, M5, and M6 as shown in Figure 82–9 (bits 57 to 34) using the values in Table 82–2 for PCS lane number x .
- b) $\text{amp_tx_x}\langle 31:24 \rangle = \text{am_tx_x}\langle 33:26 \rangle$
- c) if $x \leq 3$ $\text{amp_tx_x}\langle 55:32 \rangle$ is set to M4, M5, and M6 as shown in Figure 82–9 (bits 57 to 34) using the values in Table 82–2 for PCS lane number 0. if $x \geq 4$ $\text{amp_tx_x}\langle 55:32 \rangle$ is set to M0, M1, and M2 as shown in Figure 82–9 (bits 57 to 34) using the values in Table 82–2 for PCS lane number x .
- d) $\text{amp_tx_x}\langle 63:56 \rangle = \text{am_tx_x}\langle 65:58 \rangle$

Backup

Considerations

- A CL91 RS544 FEC only knows about one set of marker values
 - Tx:
 - It uses CL82 PCS AM values to establish AM lock on the PCS-encoded input
 - It inserts CL82 PCS AM values into the output FEC AM's
 - Rx:
 - It uses CL82 PCS AM values to establish AM lock on the FEC-encoded input
 - It inserts CL82 PCS AM values into the output PCS AM's
- Currently CL161 Interleaved 100G FEC also only uses one set of marker values
 - Same behaviour as CL91 RS544 FEC above
- The proposed change to the AM encodings for CL161 require the Interleaved 100G FEC to manage two sets of marker values
 - Tx:
 - It would use CL82 PCS AM values to establish AM lock on the PCS-encoded input
 - It would insert new CL161 FEC AM values into the output FEC AM's
 - Rx:
 - It would use new CL161 FEC AM values to establish AM lock on the FEC-encoded input
 - It would insert CL82 PCS AM values into the output PCS AM's

Current CL91 AM encodings

PCS lane number	Encoding ^a {M ₀ ,M ₁ ,M ₂ ,BIP ₃ ,M ₄ ,M ₅ ,M ₆ ,BIP ₇ }	PCS lane number	Encoding ^a {M ₀ ,M ₁ ,M ₂ ,BIP ₃ ,M ₄ ,M ₅ ,M ₆ ,BIP ₇ }
0	0xC1, 0x68, 0x21, BIP3, 0x3E, 0x97, 0xDE, BIP7	10	0xFD, 0x6C, 0x99, BIP3, 0x02, 0x93, 0x66, BIP7
1	0xC1, 0x68, 0x21, BIP3, 0x3E, 0x97, 0xDE, BIP7	11	0xB9, 0x91, 0x55, BIP3, 0x46, 0x6E, 0xAA, BIP7
2	0xC1, 0x68, 0x21, BIP3, 0x3E, 0x97, 0xDE, BIP7	12	0x5C, 0xB9, 0xB2, BIP3, 0xA3, 0x46, 0x4D, BIP7
3	0xC1, 0x68, 0x21, BIP3, 0x3E, 0x97, 0xDE, BIP7	13	0x1A, 0xF8, 0xBD, BIP3, 0xE5, 0x07, 0x42, BIP7
4	0xF5, 0x07, 0x09, BIP3, 0x0A, 0xF8, 0xF6, BIP7	14	0x83, 0xC7, 0xCA, BIP3, 0x7C, 0x38, 0x35, BIP7
5	0xDD, 0x14, 0xC2, BIP3, 0x22, 0xEB, 0x3D, BIP7	15	0x35, 0x36, 0xCD, BIP3, 0xCA, 0xC9, 0x32, BIP7
6	0x9A, 0x4A, 0x26, BIP3, 0x65, 0xB5, 0xD9, BIP7	16	0xC4, 0x31, 0x4C, BIP3, 0x3B, 0xCE, 0xB3, BIP7
7	0x7B, 0x45, 0x66, BIP3, 0x84, 0xBA, 0x99, BIP7	17	0xAD, 0xD6, 0xB7, BIP3, 0x52, 0x29, 0x48, BIP7
8	0xA0, 0x24, 0x76, BIP3, 0x5F, 0xDB, 0x89, BIP7	18	0x5F, 0x66, 0x2A, BIP3, 0xA0, 0x99, 0xD5, BIP7
9	0x68, 0xC9, 0xFB, BIP3, 0x97, 0x36, 0x04, BIP7	19	0xC0, 0xF0, 0xE5, BIP3, 0x3F, 0x0F, 0x1A, BIP7

^aEach octet is transmitted LSB to MSB

Option A.2 – Proposed CL161 new AM encodings

PCS lane number	Encoding ^a {M ₀ ,M ₁ ,M ₂ ,BIP ₃ ,M ₄ ,M ₅ ,M ₆ ,BIP ₇ }	PCS lane number	Encoding ^a {M ₀ ,M ₁ ,M ₂ ,BIP ₃ ,M ₄ ,M ₅ ,M ₆ ,BIP ₇ }
0	0x9A, 0x4A, 0x26, BIP3, 0x65, 0xB5, 0xD9, BIP7	10	0xFD, 0x6C, 0x99, BIP3, 0x02, 0x93, 0x66, BIP7
1	0x9A, 0x4A, 0x26, BIP3, 0x65, 0xB5, 0xD9, BIP7	11	0xB9, 0x91, 0x55, BIP3, 0x46, 0x6E, 0xAA, BIP7
2	0x9A, 0x4A, 0x26, BIP3, 0x65, 0xB5, 0xD9, BIP7	12	0x5C, 0xB9, 0xB2, BIP3, 0xA3, 0x46, 0x4D, BIP7
3	0x9A, 0x4A, 0x26, BIP3, 0x65, 0xB5, 0xD9, BIP7	13	0x1A, 0xF8, 0xBD, BIP3, 0xE5, 0x07, 0x42, BIP7
4	0xF5, 0x07, 0x09, BIP3, 0x0A, 0xF8, 0xF6, BIP7	14	0x83, 0xC7, 0xCA, BIP3, 0x7C, 0x38, 0x35, BIP7
5	0xDD, 0x14, 0xC2, BIP3, 0x22, 0xEB, 0x3D, BIP7	15	0x35, 0x36, 0xCD, BIP3, 0xCA, 0xC9, 0x32, BIP7
6	0x9A, 0x4A, 0x26, BIP3, 0x65, 0xB5, 0xD9, BIP7	16	0xC4, 0x31, 0x4C, BIP3, 0x3B, 0xCE, 0xB3, BIP7
7	0x7B, 0x45, 0x66, BIP3, 0x84, 0xBA, 0x99, BIP7	17	0xAD, 0xD6, 0xB7, BIP3, 0x52, 0x29, 0x48, BIP7
8	0xA0, 0x24, 0x76, BIP3, 0x5F, 0xDB, 0x89, BIP7	18	0x5F, 0x66, 0x2A, BIP3, 0xA0, 0x99, 0xD5, BIP7
9	0x68, 0xC9, 0xFB, BIP3, 0x97, 0x36, 0x04, BIP7	19	0xC0, 0xF0, 0xE5, BIP3, 0x3F, 0x0F, 0x1A, BIP7

^aEach octet is transmitted LSB to MSB

Option A.3 – Proposed CL161 new AM encodings

PCS lane number	Encoding ^a {M ₀ ,M ₁ ,M ₂ ,BIP ₃ ,M ₄ ,M ₅ ,M ₆ ,BIP ₇ }	PCS lane number	Encoding ^a {M ₀ ,M ₁ ,M ₂ ,BIP ₃ ,M ₄ ,M ₅ ,M ₆ ,BIP ₇ }
0	0xC1, 0x68, 0x21, BIP3, 0x3E, 0x97, 0xDE, BIP7	10	0x02, 0x93, 0x66, BIP3, 0xFD, 0x6C, 0x99, BIP7
1	0xC1, 0x68, 0x21, BIP3, 0x3E, 0x97, 0xDE, BIP7	11	0x46, 0x6E, 0xAA, BIP3, 0xB9, 0x91, 0x55, BIP7
2	0xC1, 0x68, 0x21, BIP3, 0x3E, 0x97, 0xDE, BIP7	12	0xA3, 0x46, 0x4D, BIP3, 0x5C, 0xB9, 0xB2, BIP7
3	0xC1, 0x68, 0x21, BIP3, 0x3E, 0x97, 0xDE, BIP7	13	0xE5, 0x07, 0x42, BIP3, 0x1A, 0xF8, 0xBD, BIP7
4	0x0A, 0xF8, 0xF6, BIP3, 0xF5, 0x07, 0x09, BIP7	14	0x7C, 0x38, 0x35, BIP3, 0x83, 0xC7, 0xCA, BIP7
5	0x22, 0xEB, 0x3D, BIP3, 0xDD, 0x14, 0xC2, BIP7	15	0xCA, 0xC9, 0x32, BIP3, 0x35, 0x36, 0xCD, BIP7
6	0x65, 0xB5, 0xD9, BIP3, 0x9A, 0x4A, 0x26, BIP7	16	0x3B, 0xCE, 0xB3, BIP3, 0xC4, 0x31, 0x4C, BIP7
7	0x84, 0xBA, 0x99, BIP3, 0x7B, 0x45, 0x66, BIP7	17	0x52, 0x29, 0x48, BIP3, 0xAD, 0xD6, 0xB7, BIP7
8	0x5F, 0xDB, 0x89, BIP3, 0xA0, 0x24, 0x76, BIP7	18	0xA0, 0x99, 0xD5, BIP3, 0x5F, 0x66, 0x2A, BIP7
9	0x97, 0x36, 0x04, BIP3, 0x68, 0xC9, 0xFB, BIP7	19	0x3F, 0x0F, 0x1A, BIP3, 0xC0, 0xF0, 0xE5, BIP7


^aEach octet is transmitted LSB to MSB

Option A.4 – new AM encodings courtesy of Shawn and Ben

PCS lane number	Encoding ^a {M ₀ ,M ₁ ,M ₂ ,BIP ₃ ,M ₄ ,M ₅ ,M ₆ ,BIP ₇ }	PCS lane number	Encoding ^a {M ₀ ,M ₁ ,M ₂ ,BIP ₃ ,M ₄ ,M ₅ ,M ₆ ,BIP ₇ }
0	0xAE, 0xC9, 0x44, BIP3, 0x51, 0x36, 0xBB, BIP7	10	0x04, 0xAF, 0x37, BIP3, 0xFB, 0x50, 0xC8, BIP7
1	0xAE, 0xC9, 0x44, BIP3, 0x51, 0x36, 0xBB, BIP7	11	0x0C, 0xF3, 0xB4, BIP3, 0xF3, 0x0C, 0x4B, BIP7
2	0xAE, 0xC9, 0x44, BIP3, 0x51, 0x36, 0xBB, BIP7	12	0xFF, 0x58, 0x61, BIP3, 0x00, 0xA7, 0x9E, BIP7
3	0xAE, 0xC9, 0x44, BIP3, 0x51, 0x36, 0xBB, BIP7	13	0x48, 0xAC, 0x8A, BIP3, 0xB7, 0x53, 0x75, BIP7
4	0x3C, 0xF2, 0x48, BIP3, 0xC3, 0x0D, 0xB7, BIP7	14	0x17, 0xA1, 0xF7, BIP3, 0xE8, 0x5E, 0x08, BIP7
5	0xAF, 0x13, 0x52, BIP3, 0x50, 0xEC, 0xAD, BIP7	15	0x57, 0xA1, 0xE2, BIP3, 0xA8, 0x5E, 0x1D, BIP7
6	0x64, 0xF4, 0x6C, BIP3, 0x9B, 0x0B, 0x93, BIP7	16	0x37, 0x75, 0xCB, BIP3, 0xC8, 0x8A, 0x34, BIP7
7	0x64, 0x7A, 0x2F, BIP3, 0x9B, 0x85, 0xD0, BIP7	17	0x17, 0x11, 0x29, BIP3, 0xE8, 0xEE, 0xD6, BIP7
8	0xDB, 0x81, 0xEC, BIP3, 0x24, 0x7E, 0x13, BIP7	18	0x42, 0xA6, 0x3B, BIP3, 0xBD, 0x59, 0xC4, BIP7
9	0x3A, 0x50, 0xDC, BIP3, 0xC5, 0xAF, 0x23, BIP7	19	0x18, 0x85, 0x37, BIP3, 0xE7, 0x7A, 0xC8, BIP7

Option B: Prevent CI 161 from false lock

- Modify Alignment Lock State machine to check for correctable codewords before declaring lock to downstream logic



Option C: Provide indicator of false lock

- Change the 5 Pad bits to differentiate between the two modes
 - In CI91 the 5b pad is 00101 pattern that is inverted every other frame.
 - Could change the pattern or change the inversion rate
 - Add logic that monitors the pad bits to check for it's pattern
 - Add MDIO register indicating which format is being received
- Would exist in CI161 capable devices, existing products for CI91 wouldn't have this
 - Could add an optional monitor to CI91 if we choose this path, so future products operating in CI91 mode could check for it



BROADCOM[®]

connecting everything[®]