



Effect of relaxed Tx dERL specification on inter-operability.

April 29th 2021

Mike Dudek

Tao Hu


Marvell

Marvell

Introduction

- In Dudek_3ck_adhoc_01_0428 it was shown that the existing backplane specification with Tx dERL specification of -3dB allowed a 12mm package with $C_p=0.267\text{pF}$ to pass the Tx specifications.
- In that presentation it was shown that with a channel that had good ERL the COM was approximately 0.8dB worse than the COM with the standard package, however the channel chosen had a 3.99dB COM originally so even with this degradation the combination of Tx and channel was still better than 3dB COM.
- This presentation degrades that channel to create many channels with ERL and COM worse and evaluates the performance of these degraded channels with the Tx with 12mm package and $C_p=0.267\text{pF}$ and also with a Tx that just passes dERL of -1dB.
- In addition further results are shown for channels created using a lower loss channel.
- The presentation is in support of comment # 189 to draft 2.0.

Degraded Kareti KR channel



PCB length: 0mm to 150mm w/step of 1mm
 C1: [0 0.05 0.08 0.09 0.1]pF

163.10.3 Channel ERL


ERL of the channel at TP0 and at TP5 are computed using the procedure in 93A.5 with the values in Table 163-11. Parameters that do not appear in Table 163-11 take values from Table 163-10.

Channel ERL at TP0 and at TP5 shall be greater than or equal to 9.7 dB.


Table 163-11—Channel ERL parameter values

Parameter	Symbol	Value	Units
Transition time associated with a pulse	T_r	0.01	ns
Incremental available signal loss factor	β_x	0	GHz
Permitted reflection from a transmission line external to the device under test	ρ_x	0.618	—
Length of the reflection signal	N	3500	UI
Equalizer length associated with reflection signal	N_{br}	21	UI
Time-gated propagation delay	T_{fx}	0	ns
Tukey window flag	rw	1	—


Channel insertion loss of degraded Kareti OAch1_t.s4p




- C1=0pF PCB impedance=92OHM**
- C1=0.05pF PCB impedance=92OHM**
- C1=0.08pF PCB impedance=92OHM**
- C1=0.09pF PCB impedance=92OHM**
- C1=0.1pF PCB impedance=92OHM**




Channel COM with draft 2.0 parameters of degraded Kareti OAch1_t.s4p.




COM of degraded Kareti OAch1_t.s4p with Tx that is compliant to draft 2.0






Conclusions

- There is a serious inter-operability issue with the existing backplane specification.
- For channels passing the COM specification, when the 12mm package with C_p of 0.267pF that passed the Tx specifications is used the COM of the signal going into the Rx is only approximately 1.5dB worst case.
- The following slides show what happens if the Tx dERL spec is tightened to -1dB.






Conclusions with dERL specification of -1dB.

- Tightening the Tx dERL specification to -1dB significantly improves inter-operability. The worst combination of passing Tx (dRpeak and dERL) and passing channel (COM and ERL) for these channels has 2.5dB COM.

Results when a lower loss channel is degraded.

Modified Kareti KR channel



PCB length: 0mm to 150mm w/step of 1mm
 C1: [0 0.05 0.1 0.15]pF

PCB + C1 + Kareti KR channel


163.10.3 Channel ERL


ERL of the channel at TP0 and at TP5 are computed using the procedure in 93A.5 with the values in Table 163-11. Parameters that do not appear in Table 163-11 take values from Table 163-10.


Channel ERL at TP0 and at TP5 shall be greater than or equal to 9.7 dB.


Table 163-11—Channel ERL parameter values


Parameter	Symbol	Value	Units
Transition time associated with a pulse	T_r	0.01	ns
Incremental available signal loss factor	β_x	0	GHz
Permitted reflection from a transmission line external to the device under test	ρ_x	0.618	—
Length of the reflection signal	N	3500	UI
Equalizer length associated with reflection signal	N_{br}	21	UI
Time-gated propagation delay	T_{fx}	0	ns
Tukey window flag	rw	1	—

















Conclusions from the degraded lower loss channels

- The inter-operability problem is even worse with the degraded lower loss channel.
- With the existing dERL specification of -3dB the worst combination of passing Tx (dRpeak and dERL) and passing channel (COM and ERL) only has 1dB COM.
- Even with the dERL specification tightened to -1dB the worst combination of passing Tx (dRpeak and dERL) and passing channel (COM and ERL) only has 2dB COM.
- Further specification tightening is required. Either further tightening of Tx dERL or the Channel ERL (or a combination of the two is indicated).

Backup

OAch1_t.s4p (IL=23.407dB, ERL11=13.706dB, ERL22=16.973dB)

9 FEXT and 9 NEXT included

TX Package(mm)	TX Cp(pF)	2dB TP0-TP0v		4dB TP0-TP0v		5dB TP0-TP0v		IL w/pkg(dB)	COM(dB)
		dERL(dB)	dRpeak(dB)	dERL(dB)	dRpeak(dB)	dERL(dB)	dRpeak(dB)		
30	0.087	0	0	0	0	0	0	31.714	3.986
	0.107	-0.034	-0.006	-0.026	-0.002	-0.036	-0.004	31.921	3.849
12	0.087	0.613	0.086	0.541	0.074	0.563	0.066	30.066	4.437
	0.107	-0.155	0.079	-0.065	0.068	0.037	0.06	30.381	4.265
	0.127	-0.649	0.068	-0.472	0.061	-0.325	0.054	30.734	4.194
	0.147	-1.009	0.059	-0.85	0.054	-0.686	0.047	31.114	4.082
	0.167	-1.341	0.05	-1.178	0.044	-1	0.038	31.513	3.836
	0.187	-1.638	0.034	-1.489	0.036	-1.309	0.033	31.923	3.795
	0.207	-1.983	0.028	-1.784	0.03	-1.626	0.026	32.338	3.622
	0.227	-2.239	0.019	-2.079	0.022	-1.938	0.019	32.754	3.388
	0.247	-2.489	0.01	-2.409	0.014	-2.279	0.011	33.167	3.173
	0.267	-2.781	0	-2.694	0.006	-2.563	0.004	33.575	3.135
	0.287	-3.029	-0.009	-2.965	-0.002	-2.843	-0.002	33.975	2.95
	0.299	-3.166	-0.015	-3.129	-0.006	-3.001	-0.007	34.212	2.793

Red results are transmitters that fail 802.3ck draft 2.0.

All others pass with at least one Tp0 to Tp0v test fixture..

COM spreadsheet

Table 93A-1 parameters				I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units
f_b	53.125	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a	[0.0009909 0.0002772]	
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	0.006141	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	.\results\100GEL_KR_{date}\		package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm
C_d	[1.2e-4 1.2e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical	Table 92-12 parameters		
L_s	[0.12, 0.12]	nH	[TX RX]	Port Order	[1 3 2 4]		Parameter	Setting	
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	KR_eval_		board_tl_gamma0_a1_a2	[0.3.8206e-04 9.5909e-05]	
z_p select	[1 2]		[test cases to run]	CDM_CONTRIBUTION	0	logical	board_tl_tau	5.790E-03	ns/mm
z_p (TX)	[12 31; 1.8 1.8]	mm	[test cases]	Operational			board_Z_c	100	Ohm
z_p (NEXT)	[12 29; 1.8 1.8]	mm	[test cases]	COM Pass threshold	3	dB	z_bp (TX)	110.3	mm
z_p (FEXT)	[12 31; 1.8 1.8]	mm	[test cases]	ERL Pass threshold	8	dB	z_bp (NEXT)	110.3	mm
z_p (RX)	[12 29; 1.8 1.8]	mm	[test cases]	DER_0	0.0001		z_bp (FEXT)	110.3	mm
C_p	[0.87e-4 0.87e-4]	nF	[TX RX]	T_r	0.0075	ns	z_bp (RX)	110.3	mm
R_0	50	Ohm		FORCE_TR	1	logical	C_0	[0.29e-4]	nF
R_d	[50 50]	Ohm	[TX RX]	Local Search	2		C_1	[0.19e-4]	nF
A_v	0.413	V		BREAD_CRUMBS	1	logical	Include PCB	0	logical
A_fe	0.413	V		SAVE_CONFIG2MAT	1	logical	Floating Tap Control		
A_ne	0.608	V		PLOT_CM	1		N_bg	3	0 1 2 or 3 groups
AC_CM_RMS	0	V	[test cases]	TDR and ERL options			N_bf	3	taps per group
L	4			TDR	1	logical	N_f	40	UI span for floating taps
M	32			ERL	1	logical	bmaxg	0.05	max DFE value for floating taps
filter and Eq				ERL_ONLY	0	logical	B_float_RSS_MAX	0.02	rss tail tap limit
f_r	0.75	*fb		TR_TDR	0.01	ns	N_tail_start	25	(UI) start of tail taps limit
c(0)	0.54		min	N	3500		ICN & FOM_ILD parameters		
c(-1)	[-0.34 0.02:0]		[min:step:max]	beta_x	0		f_v	0.594	*Fb
c(-2)	[0.02 0.12]		[min:step:max]	rho_x	0.618		f_f	0.594	*Fb
c(-3)	[-0.06 0.02: 0]		[min:step:max]	fixture delay time	[0 0]	[port1 port2]	f_n	0.594	*Fb
c(1)	[-0.2 0.05:0]		[min:step:max]	TDR_W_TXPKG	0		f_2	40.000	GHz
N_b	12	UI		N_bx	21	UI	A_ft	0.600	V
b_max(1)	0.85			Tukey_Window	1	logical	A_nt	0.600	V
b_max(2..N_b)	[0.3 0.2*ones(1,10)]			Noise, jitter			Receiver testing		
b_min(1)	0.3			sigma_RJ	0.01	UI	RX_CALIBRATION	0	logical
b_min(2..N_b)	[0.05 -0.03*ones(1,10)]			A_DD	0.02	UI	Sigma BBN step	5.00E-03	V
g_DC	[-20:1.0]	dB	[min:step:max]	eta_0	8.20E-09	V ² /GHz	new		
f_z	21.25	GHz		SNR_TX	33	dB			
f_p1	21.25	GHz		R_LM	0.95				
f_p2	53.125	GHz							
g_DC_HP	[-6:1.0]		[min:step:max]						
f_HP_FZ	0.6640625	GHz							

RX: 30mm package and 0.087pF Cp