What's the Reasonable Transition Time?

Mau-Lin Wu, Tobey P.-R. Li MediaTek

For IEEE 802.3ck Ad-Hoc



Outlines

- Background
- Channel and Analysis
- Transition Time Analysis Sweeping TX FIR
- Summary



Background

- In <u>wu 3ck adhoc 02 010621</u>, the transition time at TP1a had been observed,
 - They are in the range of 15 ~ 22 ps
 - Those values are much larger than Transition time (min.) at TP1a, which is 7.5
 ps in IEEE 802.3ck D1p4
- Exploring what's the possible minimum transition time at TP1a by simulation with COM device/PKG model
 - By sweeping TX FIR settings in valid range



Channel and Analysis

- Channel
 - TP1a analysis for 2 channels in <u>nineteen IEEE C2M host-to-module channels</u>
 - Short channel (#1) = Ch5a 2" of Jane Lim at 073119
 - Zp = 12 mm (min.)
 - Long channel (#2) = Tx3 Asic of lim 3ck 01 0319 c2m
 - Zp = 30 mm (max.)
- COM parameter settings [details in appendix]
 - COM 3.1
 - TP1a: TX Device/PKG + H2M Channels
- Analysis
 - Sweep TX FIR C1 & Cm1 to increase TX FIR Peaking in dB
 - From 3.4 dB to 18.4 dB peaking gain at Nyquist by TX FIR
 - Calculate 20% ~ 80% transition time (rising & falling times) at TP1a
 - Based on 802.3ck D1p4 & Annex 120E



Tested Channel Characteristics

- Opt. TX FIR
 - selected during TP1a EH/VEC calculation
- TX FIR peaking gain (dB)
 - Peaking gain at Nyquist comparing to DC, 20*log10((-Cm3+Cm2-Cm1+C0-C1)/(Cm3+Cm2+Cm1+C0+C1)) in dB
 - Opt. TX FIR show only 3 ~ 4 dB peaking gain, no matter short or long channels
 - It relies more on RX CTLE & DFE for ISI equalization to avoid swing reduction by TX FIR peaking

Channel	Short (Ch5a_2"), #1	Long (Tx3_Asic), #2
TX package length (Zp)	12 mm	30 mm
Fited IL (Channel only)	5.97 dB	15.10 dB
Fitted IL (TX_LPF + PKG + CH)	11.29 dB	22.45 dB
Opt. TX FIR, [Cm3, Cm2, Cm1, C0, C1]	[0, 0.02, -0.16, 0.82, 0]	[0, 0.02, -0.16, 0.8, -0.02]
TX FIR Peaking (dB)	3.35 dB	3.88 dB



Sweeping TX FIR – C1, followed by Cm1


- In order to have wide range of TX FIR sweeping,
 - Keep Cm3, Cm2, Cm1, & C0 as same as "Opt. TX FIR" for that channel
 - Decrease C1 from 0 to -0.2
 - Kept C1 = -0.2
 - Decrease Cm1 from its original value to have C0 achieves 0.54 (min.)
- A wide range of TX FIR peaking (dB)
 - From 3 to 18 dB
 - To observe the transition time

Cm3		Cm2	Cm1	C0			TX FIR Peaking (dB)
()	0.02	-0.16		0.82	0	3.35
()	0.02	-0.16		0.77	-0.05	4.73
()	0.02	-0.16		0.72	-0.1	6.38
()	0.02	-0.16		0.67	-0.15	8.40
()	0.02	-0.16		0.62	-0.2	11.06
()	0.02	-0.18		0.6	-0.2	12.40
()	0.02	-0.2		0.58	-0.2	13.98
()	0.02	-0.22		0.56	-0.2	15.92
()	0.02	-0.24		0.54	-0.2	18.42



Sweeping TX FIR – Transition Time Analysis


- Channel: Ch5a_2" (Jane Lim at 073119) – short one
- Set differential peak-to-peak output voltage at TX FIR output = 6000 mV
 - The real silicon may be scaled down to smaller value
 - It's NOT easy to have 870 mV differential peak-to-peak output voltage at TP1a!
- Sweeping TX FIR C1 to observe transition time @ TP1a
 - T_r (ps) decreases when TX FIR peaking increases
 - Details in next slide





Transition Time Analysis Results – Short Channel

- By increasing TX FIR peaking, rising time & falling time can be reduced
 - Up to 6.5 ps for falling time
 - Up to 7.6 ps for rising time
- However, the 18.42 dB TX FIR peaking would NOT be a normal setting for 6 dB IL short channel
 - It means the probability to have this kind of small transition time is low
- Long channel shows <u>larger transition time</u>
 [Details in appendix]
- Q: Do we still need to set transition time (min.) at TP1a as 7.5 ps?





Related Contributions in 50GAUI-1

- sekel 062817 3cd adhoc.pdf
 - Argued 12 ps is too fast for test equipment to achieve
 - Target transition time at TP1a had been changed to 19 ps accordingly in 50GAUI, IEEE 802.3bs



P802.3ck

Summary

- By sweeping TX FIR peaking
 - 7.5 ps min. transition time could be achieved for short channel
 - However, the chance is low for this condition
- Test equipment may have difficulties in such small transition time
 - Concerns raised in 50G-AUI
- Call to action
 - Think twice whether 7.5 ps is the appropriate min. transition time spec at TP1a
 - More data/analysis may be required to make the decision
 - Maybe we also need to revisit transition time spec at TP4



Thank You






C2M Host-to-Module Channels for Analysis

Short Channel Long Channel

20118 0110111101									
Contribution	Zip files	Channel	SxP Files						
lim_3ck_01a_0319		Tx7_L10	112G_16dB_(QSFPDD+module card)_TX7_L10						
		Tx7_L23	112G_16dB_(QSFPDD+module card)_TX7_L23						
	lim 2ck 01 0210 c2m -in	Tx3_L10	112G_16dB_(QSFPDD+module card)_TX3_L10						
	lim_3ck_01_0319_c2m.zip	Tx3_L23	112G_16dB_(QSFPDD+module card)_TX3_L23						
		Tx7_Asic	112G_16dB_(QSFPDD+module card)_TX7_Asic						
		Tx3_Asic	112G_16dB_(QSFPDD+module card)_TX3_Asic						
lim 3ck adhoc ()1		Ch5a_2"	Channel5a_Smaller_Pad_2inch_trace						
		Ch5b_3"	Channel5b_Smaller_Pad_3inch_trace						
		Ch5c_4"	Channel5c_Smaller_Pad_4inch_trace						
		Ch5d_9"	Channel5d_Smaller_Pad_9inch_trace						
akinwale_3ck_adhoc_ 01a_08282019	akinyala 2ak C2M shannala TD	2"1000hm	C2M_2p0in_100Ohm_thru1.s4p						
	akinwale_3ck_C2M_channels_TP 0a_100ohms_08222019.zip	3''1000hm	C2M_3p0in_100Ohm_thru1.s4p						
	0a_1000111113_08222019.21p	4''1000hm	C2M_4p0in_100Ohm_thru1.s4p						
	akinwala 2ck C2M channels TD	2''850hm	C2M_2p0in_85Ohm_thru1.s4p						
	Oa 85ohms 08222019.zip	3''850hm	C2M_3p0in_850hm_thru1.s4p						
	0a_83011113_08222013.21p	4''850hm	C2M_4p0in_850hm_thru1.s4p						
	akinwala 2ck C2M channels TD	2''930hm	C2M_2p0in_93Ohm_thru1.s4p						
	akinwale_3ck_C2M_channels_TP 0a_93Ohms_08222019.zip	3''930hm	C2M_3p0in_93Ohm_thru1.s4p						
	0a_93011113_00222019.21p	4"930hm	C2M_4p0in_93Ohm_thru1.s4p						





COM Settings – TP1a

Table 93A-1 parameters		I/O control				Table 93A-3 parameters			Floating Tap Control					
Parameter	Setting	Units	Information		DIAGNOSTICS	1	logical	Parameter	Setting	Units	N_bg	0	012 or 3 groups	
f_b	53.125	GBd			DISPLAY_VINDOV	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]		N_bf	3	taps per group	
f_min	0.05	GHz			CSV_REPORT	0	logical	package_tl_tau	6.141E-03	ns/mm	N_f	40	span for floating to	aps
Delta_f	0.01	GHz	-		RESULT_DIR	.tresults\100GEL_0	C2M_host_idat	e package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm	bmaxg	0.2	FE value for floating	ng taps
C_d	[1.2e-4 0]	nF	[TX BX]		SAVE_FIGURES	0	logical		ICN & FOM_ILD paramet	ers				
L_s	[0.12 0]	nH	[TX BX]		Port Order	[1324]		f_v	0.594	*Fb	for TP4>	[1.2e-4 0]	nF	[TX BX]
С_Ь	[0.3e-4 0]	nF	[TX BX]		RUNTAG	C2M_eval_		££	0.594	GHz f_r specified in first column		[0.12 0]	nH	[TX BX]
z_p select	[12]		[test cases to run]		COM_CONTRIBUTIO	0	logical	f_n	0.594	GHz		[0.3e-4 0]	nF	[TX BX]
z_p (TX)	[12 16; 1.8 1.8]	mm	[test cases]		Local Search	2		f_2	40	GHz		[123]		[test cases to run]
z_p (NEXT)	[00;00]	mm	[test cases]		C	perational		A_ft	0.600	V		[278]	mm	[test cases]
z_p (FEXT)	[12 16; 1.8 1.8]	mm	[test cases]		VEC Pass threshold	9	db	A_nt	0.600	V		[000]	mm	[test cases]
z_p (RX)	[00;00]	mm	[test cases]		EH_min	15	mV					[278]	mm	[test cases]
C_p	[0.87e-4 0]	nF	[TX BX]		ERL Pass threshold	7.3	dB					[000]	mm	[test cases]
R_0	50	Ohm	7		DER_0	0.00001						[0 0.87e-4]	nF	[TX BX]
R_d	[50 50]	Ohm	[TX BX]		T_r	0.0075	ns							1 11111
A_v	0.415	٧	vp/vf=.694		FORCE_TR	1	5				Ti	able 92–12 parameters		
A_fe	0.415	٧	vp/vf=.694		PMD_type	C2M					Parameter	Setting		
A_ne	0.608	٧			BREAD_CRUMBS	0	logical				board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-0	5]	
L	4				SAVE_CONFIG2MAT	1	logical				board_tl_tau	0.00579	ns/mm	
М	32	Samp/U			PLOT_CM	0	logical				board_Z_c	100	Ohm	
samples_for_C2M	100	Samp/U			TDR a	nd ERL options					z_bp (TX)	407	mm	
T_0	50	mUl			TDR	1	logical				z_bp (NEXT)	407	mm	
AC_CM_RMS	0	٧	[test cases]	[0.0235 0.0256]	ERL	1	logical				z_bp (FEXT)	407	mm	
	filter and Eq			,	ERL_ONLY	0	logical				z_bp (RX)	407	mm	
£r	0.75	"fb			TR_TDR	0.01	ns				C_0	0	nF	
c(0)	0.54		min		N	800		new			C_1	0	nF	
c(-1)	[-0.2:0.02:0]		[min:step:max]		beta_x	0		upodated for D1.4			Include PCB	0	logical	
o(-2)	[0:0.02:0.1]		[min:step:max]		rho_x	0.618								
o(-3)	[0]		[min:step:max]		fixture de lay time	[0 0.2e-9]	[port1 port2]							
o(1)	[-0.1:0.02:0]		[min:step:max]		TDR_V_TXPKG	1								
N_b	4	UI			N_bx	0	UI							
b_max(1)	0.4		As/dffe1		Tukey_Window	1								
b_max(2N_b)	[0.15 0.10 0.1]		As/dfe2N_b			eiver testing								
b_min(1)	0.1		As/dffe1		RX_CALIBRATION	0	logical							
b_min(2N_b)	[-0.15 - 0.05 - 0.05]		As/dfe2N_b		Sigma BBN step	5.00E-03	٧							
g_DC	[-13:1:-0]	dB	[min:step:max]		P.	loise, jitter								
f_z	12.58	GHz			sigma_RJ	0.01	UI							
f_p1	20	GHz			A_DD	0.02	UI							
f_p2	25	GHz			eta_0	4.10E-08	V^2/GHz							
g_DC_HP	[-3:0.5:0]		[min:step:max]		SNR_TX	32.5	dB							
f_HP_PZ	1.328125	GHz			R_LM	0.95								
G_Qual	[-2-9 ;-2-12; -4-12;-6-13]	dB	ranges											
G2_Qual	[0-1-2-3]	dB	ranges											




P802.3ck 13




Transition Time Analysis Results – Long Channel

- By increasing TX FIR peaking, rising time & falling time can be reduced
 - Up to 13.5 ps for falling time
 - Up to 17.1 ps for rising time

Transition Time of Long Channel, Tx3_Asic







P802.3ck 14