

# MPD Power On State Machine Edits

Michael Paul




Figure 169–8—Top level MPD state diagram continued, part c

- ▶ INRUSH should only precede states where present\_mpi\_power <= True
- ▶ PON\_MISMATCHED\_TYPE state not needed
  - PON\_MISMATCHED\_TYPE and PON\_NO\_POWER are effectively the same states
  - Both are entered when MPD voltage is not in correct operating region
- ▶ Fix the arc logic

- ▶  $V_{\{On\_MPD\}}$  overlaps mark event voltage
- ▶ Mark and Power On must be differentiated with a timer
- ▶ Existing DO\_MARKx exits do not make sense

Table 169-7—MPD discovery parameters

Item	Parameter	Symbol	Min	Max	Units	Additional Information
1	Mark event voltage	$V_{MPD\_mark}$	16	19.1	V	

Table 169-8—MPD power supply limits

Item	Parameter	Symbol	Unit	Min	Max	Type	Additional Information
1	Input voltage	$V_{Port\_MPD}$	V	16	30	0	
				34	50	1	

169.5.3.6 State diagrams





Figure 169-6—Top level MPD state diagram, part a

# State Machine Analysis


# Type 1 MPD States

ARC	last state	next state	condition	note
1	IDLE	DO_MARK1	$V_{\{MPD\}} > V_{\{Discovery\_th\}}$	start mark timer needs to be added to state machine
2	DO_MARKx	DO_DISCOVERYx	$V_{\{MPD\}} < V_{\{Discovery\_th\}}$	
3	DO_DISCOVERYx	DO_MARK(x+1)	$V_{\{MPD\}} > V_{\{Discovery\_th\}}$	start mark timer needs to be added to state machine
4	DO_DISCOVERYx	OFFLINE		discovery2 arcs go to IDLE instead of OFFLINE in current state machine? What is the difference between offline and idle
5	MPD_MARKx	INRUSH	$mark\_timer\_done * V_{\{MPD\}} > V_{\{type1\_th\}}$	fix this in state machine, need to go to PON_EVAL 1st, then PON_INRUSH if we are arcing to POWER_ON
6	INRUSH	PON_LOAD_ON	INRUSH COMPLETE - Define Condition	
7	MPD_MARKx	PON_NO_POWER	$mark\_timer\_done * V_{\{MPD\}} < V_{\{type1\_th\}}$	Move through "PON_EVAL" 1st.
8	PON_NO_POWER	IDLE	$V_{\{MPD\}} < V_{\{Reset\_th\}}$	
9	PON_LOAD_ON	PON_NO_POWER	$V_{\{MPD\}} < V_{\{type1\_th\}}$	Consider timing and what happens at PI vs. behind recitifer and bulk caps. PI voltage and internal voltage can get out of sync
10	PON_NO_POWER	PON_LOAD_ON	$V_{\{MPD\}} > V_{\{type1\_th\}}$	Any timing or hysteresis requirements to stop a 10-6-9 loop?



# Type 0 MPD States

ARC	last state	next state	condition	note
1	IDLE	DO_MARK1	$V_{\{MPD\}} > V_{\{Discovery\_th\}}$	start mark timer needs to be added to state machine
2	DO_MARKx	DO_DISCOVERYx	$V_{\{MPD\}} < V_{\{Discovery\_th\}}$	
3	DO_DISCOVERYx	DO_MARK(x+1)	$V_{\{MPD\}} > V_{\{Discovery\_th\}}$	start mark timer needs to be added to state machine
4	DO_DISCOVERYx	IDLE		Discovery arcs go to IDLE instead of OFFLINE in current state machine? What is the difference between offline and idle
5	MPD_MARKx	INRUSH	mark_timer_done * $V_{\{MPD\}} > V_{\{type0\_th\}}$ * $V_{\{MPD\}} < V_{\{type1\_th\}}$	fix this in state machine, need to go to PON_EVAL 1st, then PON_INRUSH if we are arcing to POWER_ON
6	INRUSH	PON_LOAD_ON	INRUSH COMPLETE - Define Condition	
7	MPD_MARKx	PON_NO_POWER	mark_timer_done * $V_{\{MPD\}} < V_{\{type0\_th\}} + V_{\{MPD\}} > V_{\{type1\_th\}}$	Move through "PON_EVAL" 1st
8	PON_NO_POWER	IDLE	$V_{\{MPD\}} < V_{\{Reset\_th\}}$	
9	PON_LOAD_ON	PON_NO_POWER	$V_{\{MPD\}} < V_{\{type0\_th\}} + V_{\{MPD\}} > V_{\{type1\_th\}}$	Consider timing and what happens at PI vs. behind rectifier and bulk caps. PI voltage and internal voltage can get out of sync
10	PON_NO_POWER	PON_LOAD_ON	$V_{\{MPD\}} > V_{\{type0\_th\}}$ * $V_{\{MPD\}} < V_{\{type0\_th\}}$	Any timing or hysteresis requirements to stop a 10-6-9 loop?



# Proposed Changes

- ▶ Fix state machine diagrams
    - Edits on state machine parts A, B, and C
    - Figures 169-6, 169-7, 169-8
  - ▶ Add a timer for inrush
    - Modify subclause 169.5.3.4
    - Modify table 169-8
  - ▶ Add a function for inrush
    - Modify subclause 169.5.3.5
  - ▶ Open-up Mark Event voltage limit
    - Modify table 169-7
- ▶ Add "THEN" to all IF statements
  - ▶ Set present\_discovery\_sig <= TRUE on DO\_MARK1
  - ▶ Set present\_discovery\_sig <= FALSE at PON\_EVAL or IDLE



# MPD Discover State Machine Changes




Figure 169-6—Top level MPD state diagram, part a




Figure 169-7—Top level MPD state diagram continued, part b




Figure 169–8—Top level MPD state diagram continued, part c

- ▶ PON\_EVAL simplifies arc logic out of the discovery state machine
  - Set 'present\_mark\_sig' <= FALSE
- ▶ INRUSH only precedes PON\_LOAD\_ON
- ▶ PON\_NO\_POWER handles all conditions where MPD type and MPD voltage are mismatched

## 169.5.3.4 Timers 12

All timers operate in the manner described in 14.2.3.2 with the following addition: a timer is reset and stops counting upon entering a state where "stop\_x\_timer" is asserted. 13  
14

### pon\_holdoff\_timer 15 16

A timer used to hold off the inrush of an MPD after  $V_{MPD}$  crosses the  $V_{type0\_th}$  threshold; see  $T_{Inrush\_backoff}$  in Table 169–8 for duration. 17  
18  
19

### pon\_holdoff

### inrush\_timer

A timer used to prevent full load power draw while the MPD is in the inrush state. See  $T_{Inrush\_backoff}$  in Table 169-8 for duration.

► Insert item in Table 169-8 for the pon\_holdoff\_timer

Item	Parameter	Symbol	Min	Max	Units	Additional Information
N	Power On Holdoff time	$T_{\{pon\_holdoff\}}$	50	75	ms	

## 169.5.3.5 Functions

### do\_inrush

This function transitions the MPD load from off to on (drawing power). During the INRUSH state the MPD charges bulk capacitors with a controlled current,  $I_{\text{Inrush\_MPD}}$ . See Table 169-8.

- ▶ Change Mark event voltage Max to emdash '—'

Table 169-7—MPD discovery parameters

Item	Parameter	Symbol	Min	Max	Units	Additional Information
1	Mark event voltage	$V_{MPD\_mark}$	16	<del>19.1</del>	V	

'—'