

PAM4 vs PAM 6 Modulation Choice for 200GEL

Bill Simms (NVIDIA)

Supporters

- John Calvin, Keysight
- Piers Dawe, NVIDIA
- Mike Dudek, Marvell
- Brandon Gore, Samtec
- Richard Mellitz, Samtec
- Rick Rabinovich, Keysight
- Pavel Zivny, Tektronix


Introduction

- Study two representative channels to show PAM4 versus PAM6 performance:
 - VSR (C2M) channel for pluggable modules
 - CR channel with co-packaged-copper and 0.5 m passive cable
- We compare PAM4 versus PAM6 choice for modulation at the same data rate, 212.5 Gb/s
 - PAM6 has lower baud rate compared to PAM4 [1]
 - PAM4: 106.25 GBd
 - PAM6: 85 GBd

[1]: https://www.ieee802.org/3/B400G/public/21_03/healey_b400g_01a_210329.pdf


Channels

VSR or C2M Channel



Refer to backup slide for return loss plot

Bump to Bump C2M Channel:
Switch to Pluggable Module Retimer




PCB: 1.5 dB/inch @ 53 GHz; $Z_0 = 95$ ohm
PKG: 5 dB/inch @ 53 GHz; $Z_0 = 86$ ohm
Includes 7-FEXT and 8-NEXT
Die and bump parasitics are included

*Picture sourced from:


https://www.ieee802.org/3/B400G/public/21_08/kocsis_b400g_01a_210826.pdf

CR Channel



Refer to backup slide for return loss plot

Bump to Bump Cabled Channel: Co-Packaged-Copper with OSFP200 Connectors



PKG: 5.0 dB/inch @ 53 GHz; $Z_0 = 86$ ohm
Includes 7-FEXT + 8-NEXT
Cable 18 dB/m @ 53 GHz for 32 AWG
Cable 7.5 dB/m @ 53 GHz for 26 AWG
Die and bump parasitics are included

PAM4 and PAM6 Simulation Configuration

PAM4 Config File

Table 93A-1 parameters				I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information				Parameter	Setting	Units
f_b	106.25	GBd		DIAGNOSTICS	1	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
f_min	0.05	GHz		DISPLAY_WINDOW	1	logical	package_tl_tau	0.006141	ns/mm
Delta_f	0.01	GHz		CSV_REPORT	1	logical	package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm
C_d	[0,0]	nF	[TX RX]	RESULT_DIR	.\results\200GEL_KR_{date}\				
L_s	[0,0]	nH	[TX RX]	SAVE_FIGURES	0	logical			
C_b	[0,0]	nF	[TX RX]	Port Order	[1 3 2 4]		Table 92-12 parameters		
z_p select	[1]		[test cases to run]	RUNTAG	KR_eval_		Parameter	Setting	
z_p (TX)	[0,0; 0,0]	mm	[test cases]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
z_p (NEXT)	[0,0; 0,0]	mm	[test cases]	Operational			board_tl_tau	5.790E-03	ns/mm
z_p (FEXT)	[0,0; 0,0]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	100	Ohm
z_p (RX)	[0,0; 0,0]	mm	[test cases]	ERL Pass threshold	9.7	dB	z_bp (TX)	110.3	mm
C_p	[0,0]	nF	[TX RX]	DER_0	0.0001		z_bp (NEXT)	110.3	mm
R_0	50	Ohm		T_r	0.00284	ns	z_bp (FEXT)	110.3	mm
R_d	[50 50]	Ohm	[TX RX]	FORCE_TR	1	logical	z_bp (RX)	110.3	mm
A_v	0.45	V		Local Search	2		C_0	[0.29e-4]	nF
A_fe	0.45	V		BREAD_CRUMBS	1	logical	C_1	[0.19e-4]	nF
A_ne	0.55	V		SAVE_CONFIG2MAT	1	logical	Include PCB	0	logical
AC_CM_RMS	0	V	[test cases]	PLOT_CM	0		Floating Tap Control		
L	4			TDR and ERL options			N_bg	3	0 1 2 or 3 groups
M	32			TDR	1	logical	N_bf	3	taps per group
filter and Eq				ERL	1	logical	N_f	32	UI span for floating taps
f_r	0.75	*fb		ERL_ONLY	0	logical	bmaxg	0.05	max DFE value for floating taps
c(0)	0.54		min	TR_TDR	0.01	ns	B_float_RSS_MAX	0.02	rss tail tap limit
c(-1)	[-0.34:0.02:0]		[min:step:max]	N	3500		N_tail_start	26	(UI) start of tail taps limit
c(-2)	[0:0.02:0.12]		[min:step:max]	beta_x	0		ICN & FOM_ILD parameters		
c(-3)	[-0.06:0.02: 0]		[min:step:max]	rho_x	0.618		f_v	0.784	*Fb
c(1)	[-0.2:0.02:0]		[min:step:max]	fixture delay time	[0 0]	port1 port2]	f_f	0.784	*Fb
N_b	24	UI		TDR_W_TXPKG	0		f_n	0.784	*Fb
b_max(1)	1			N_bx	21	UI	f_2	40.000	GHz
b_max(2..N_b)	0.9 0.3*ones(1,11) 0.1*ones(1,11)]			Tukey_Window	1	logical	A_ft	0.600	V
b_min(1)	0.3			Noise, jitter			A_nt	0.600	V
b_min(2..N_b)	[0.05 -0.03*ones(1,22)]			sigma_RJ	0.01	UI	Receiver testing		
g_DC	[-20:2:0]	dB	[min:step:max]	A_DD	0.01	UI	RX_CALIBRATION	0	logical
f_z	42.5	GHz		eta_0	2.00E-09	V^2/GHz	Sigma BBN step	5.00E-03	V
f_p1	42.5	GHz		SNR_TX	34	dB			
f_p2	106.25	GHz		R_LM	0.97				
g_DC_HP	[-6:1:0]		[min:step:max]						
f_HP_PZ	1.328125	GHz							
							new		



PAM6 Config File

Table 93A-1 parameters				I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information				Parameter	Setting	Units
f_b	85	GBd		DIAGNOSTICS	1	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
f_min	0.05	GHz		DISPLAY_WINDOW	1	logical	package_tl_tau	0.006141	ns/mm
Delta_f	0.01	GHz		CSV_REPORT	1	logical	package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm
C_d	[0,0]	nF	[TX RX]	RESULT_DIR	.\results\200GEL_KR_{date}\				
L_s	[0,0]	nH	[TX RX]	SAVE_FIGURES	0	logical			
C_b	[0,0]	nF	[TX RX]	Port Order	[1 3 2 4]				
z_p select	[1]		[test cases to run]	RUNTAG	KR_eval_				
z_p (TX)	[0,0; 0,0]	mm	[test cases]	COM_CONTRIBUTION	0	logical			
z_p (NEXT)	[0,0; 0,0]	mm	[test cases]	Operational					
z_p (FEXT)	[0,0; 0,0]	mm	[test cases]	COM Pass threshold	3	dB	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
z_p (RX)	[0,0; 0,0]	mm	[test cases]	ERL Pass threshold	9.7	dB	board_tl_tau	5.790E-03	ns/mm
C_p	[0,0]	nF	[TX RX]	DER_0	0.0001		board_Z_c	100	Ohm
R_0	50	Ohm		T_r	0.00355	ns	z_bp (TX)	110.3	mm
R_d	[50 50]	Ohm	[TX RX]	FORCE_TR	1	logical	z_bp (NEXT)	110.3	mm
A_v	0.45	V		Local Search	2		z_bp (FEXT)	110.3	mm
A_fe	0.45	V		BREAD_CRUMBS	1	logical	z_bp (RX)	110.3	mm
A_ne	0.55	V		SAVE_CONFIG2MAT	1	logical	C_0	[0.29e-4]	nF
AC_CM_RMS	0	V	[test cases]	PLOT_CM	0		C_1	[0.19e-4]	nF
L	6			TDR and ERL options			Include PCB	0	logical
M	32			TDR	1	logical	Floating Tap Control		
filter and Eq				ERL	1	logical	N_bg	3	0 1 2 or 3 groups
f_r	0.75	*fb		ERL_ONLY	0	logical	N_bf	3	taps per group
c(0)	0.54		min	TR_TDR	0.01	ns	N_f	32	UI span for floating taps
c(-1)	[-0.34:0.02:0]		[min:step:max]	N	3500		bmaxg	0.05	max DFE value for floating taps
c(-2)	[0:0.02:0.12]		[min:step:max]	beta_x	0		B_float_RSS_MAX	0.02	rss tail tap limit
c(-3)	[-0.06:0.02: 0]		[min:step:max]	rho_x	0.618		N_tail_start	26	(UI) start of tail taps limit
c(1)	[-0.2:0.02:0]		[min:step:max]	fixture delay time	[00]	port1 port2]	ICN & FOM_ILD parameters		
N_b	24	UI		TDR_W_TXPKG	0		f_v	0.784	*Fb
b_max(1)	1			N_bx	21	UI	f_f	0.784	*Fb
b_max(2..N_b)	0.9 0.3*ones(1,11) 0.1*ones(1,11)]			Tukey_Window	1	logical	f_n	0.784	*Fb
b_min(1)	0.3			Noise, jitter			f_2	40.000	GHz
b_min(2..N_b)	[0.05 -0.03*ones(1,22)]			sigma_RJ	0.01	UI	A_ft	0.600	V
g_DC	[-20:2:0]	dB	[min:step:max]	A_DD	0.01	UI	A_nt	0.600	V
f_z	34	GHz		eta_0	2.00E-09	V^2/GHz	Receiver testing		
f_p1	34	GHz		SNR_TX	34	dB	RX_CALIBRATION	0	logical
f_p2	85	GHz		R_LM	0.95		Sigma BBN step	5.00E-03	V
g_DC_HP	[-6:1:0]		[min:step:max]				new		
f_HP_PZ	1.0625	GHz							



COM Results

VSR Channel Results

PAM4




PAM6




VSR Channel Results

PAM4





PAM6





CR Channel Results

PAM4




PAM6




CR Channel Results

PAM4



PAM6



Conclusion

- For C2M channels:
 - PAM4 works better than PAM6 and is the best choice
- For CR channels:
 - PAM4 is good enough and considering other reasons, it is the preferred choice
- PAM4 is the better and preferred modulation choice for 200GEL for the following reasons:
 - Backward compatible with legacy speeds which are also PAM4 in 50G and 100G
 - Line side Optics is already proceeding with PAM4. It is the best choice for Host side Electrical interface as well to avoid rate mismatches
 - Preliminary COM analysis suggests PAM4 is better or at most comparable performance to PAM6.
 - PAM6 will likely need stronger FEC compared to PAM4. This would result in line rate increase thereby giving up the baud rate advantage.
 - Linearity requirements for PAM6 will be harder to meet than PAM4

Thank You!

Backup

