

# Reference Die and Package Models for 802.3df Host




Mike Peng Li, Hsinho Wu, Masashi Shimanouchi, Ajay  
Balankutty, Jihwan Kim, Zhiguo Qian, Jenny Xiaohong Jiang,  
Itamar Levin, Ariel Cohen,  
Stas Litski, Ramnarayanan Muthukaruppan  
Intel

Mar 16, 2022


# Method and Objectives

- This presentation intends to provide a 224 Gbps-PAM4 reference die model and parameters which are extracted from the Intel test chips [1], [2]
- This presentation intends to provide a 224 Gbps-PAM4 reference package model and parameters which are extracted from test packages and roadmap at 2024+[3], [4]
- Those reference die and package models are required to form the basis/foundation for 802.3df COM simulations and specification developments

# A Proposed Reference Die Model for 802.3df




# The Proposed Reference Host Die Model for 802.3df vs. that of 802.3ck




# A Proposed Host Reference Package Model for 802.3df (1/2)

Parameter	112G Package T-Line Model Parameters	Proposed 224G Package T-Line Model Parameters
$Z_p$	30 mm	30 mm
$\gamma_0$	0 /mm	0 /mm
$\tau$	6.141e-3 ns/mm	<b>6.141e-3 ns/mm</b>
$a_1$	9.909e-4 ns <sup>1/2</sup> /mm	<b>8.9e-4 ns<sup>1/2</sup>/mm</b>
$a_2$	2.772e-4 ns/mm	<b>1.55e-4 ns/mm</b>
$Z_c$	87.5 $\Omega$	<b>87.5 <math>\Omega</math></b>
$R_o$	50 $\Omega$	50 $\Omega$
$C_p$	87 fF	<b>40 fF</b>



# A Proposed Host Reference Package Model for 802.3df (2/2)

Parameter	112G Package T-Line Model Parameters	Proposed 224G Package T-Line Model Parameters
$Z_p$	30 mm	30 mm
$\gamma_0$	0 /mm	0 /mm
$\tau$	6.141e-3 ns/mm	<b>6.141e-3 ns/mm</b>
$a_1$	9.909e-4 ns <sup>1/2</sup> /mm	<b>8.9e-4 ns<sup>1/2</sup>/mm</b>
$a_2$	2.772e-4 ns/mm	<b>1.55e-4 ns/mm</b>
$Z_c$	87.5 $\Omega$	<b>87.5 <math>\Omega</math></b>
$R_o$	50 $\Omega$	50 $\Omega$
$C_p$	87 fF	<b>40 fF</b>



224G Pkg 30mm T-Lin


112G Pkg 30mm T-Lin

224G Pkg 30mm TL + 1.8mm PTH + Cp

112G Pkg 30mm TL + 1.8mm PTH + Cp

# 224G vs 112G Reference Package Model Comparison

Channel Viewer: [7] FR: Sdd21



224G Pkg 30mm T-Line

224G Pkg 30mm TL + 1.8mm PTH

224G Pkg 30mm TL + 1.8mm PTH + Cp

224G Die + Pkg 30mm TL + 1.8mm PTH + Cp

112G Pkg 30mm T-Line

112G Pkg 30mm TL + 1.8mm PTH

112G Pkg 30mm TL + 1.8mm PTH + Cp

112G Die + Pkg 30mm TL + 1.8mm PTH + Cp

# References

- [1] J. Kim et al, “A 224Gb/s DAC-Based PAM-4 Transmitter with 8-Tap FFE in 10nm CMOS”, *ISSCC*, 2021.
- [2] A. Khairi “A 1.4 pJ/b 224 Gb/s- PAM4 SERDES Receiver with 31 dB Loss Compensation “, *ISSCC*, 2022.
- [3] J. Jiang et al, “Designing 224G PAM4 High Performance FPGA Package and Board with Confidence”, *Designcon*, 2021.
- [4] M. Li et al. “224G Package and PCB Investigations and COM Reference Model”,  
[https://www.ieee802.org/3/df/public/22\\_03/li\\_3df\\_01\\_0322.pdf](https://www.ieee802.org/3/df/public/22_03/li_3df_01_0322.pdf).



# Thank You!