# Supporting presentation to comment #12 to D2.0 of P802.3df

Peter Stassar, Huawei P802.3df comment resolution meetings, January 2023

### Introduction

Comment #12 submitted by author to address potential inconsistencies in amount of MPI penalty between 500m and 2km specifications

C/ <b>124</b>	SC 124.7.3	P110	L <b>16</b>	# 12
Stassar, F	Peter	Huawei		
Comment	Type <b>TR</b>	Comment Status D		penalties
dB, w dB, w The d poten config Becau discre for MF	use 124, Table 1 hereas for 400G ifference of 0.3 c tially suffering a uration compare use it was agreed te reflectances a PI penalty can be	24-8, for 400G-DR4 and 800 DR4-2 and 800G-DR8-2 it is B seems to originate from th higher MPI penalty due to la d to a DR4/DR8 configuration (during the TF phase) to us s shown in in-force Table 12 assumed for DR4/DR8 and	oG-DR8, the alloc s 3.8 dB. ne FR4 spec in C rger individual ref on. se the same list o 24-13, also the sa I DR4-2/DR8-2.	ation for penalties is 3.5 lause 151, which is lections in an FR4 f requirements for me (lower) allocation
Suggested	dRemedy			
In Tab alloca Furthe prese	ble 124-8, in the tion for penalties ermore change T ntation will be pro	columns for 400GBASE-DR from 3.8 dB to 3.5 dB. x min power from x to y and ovided for the comment resc	4-2 and 800GBAS Rx sensitivity from Plution meeting	SE-DR8-2, change the m a to b. A supporting
Proposed	Response	Response Status 🛛 🛛 🛛 🛛 🛛 🖉		
PROF A pres Pendi	POSED ACCEPT sentation will be ng review of pres	<sup>·</sup> IN PRINCIPLE. available for task force discu sentation and task force disc	ussion.	

### Illustrative power budget in D2.0 Clause 124

Table 124–8—400GBASE-DR4. 800GBASE-DR8. 400GBASE-DR4-2. and800GBASE-DR8-2illustrative link power budgets

Parameter	400GBASE-DR4 800GBASE-DR8	400GBASE-DR4-2 800GBASE-DR8-2	Unit
Power budget (for max TDECQ)	6.5	<u>7.8</u>	dB
Operating distance	500	<u>2000</u>	m
Channel insertion loss <sup>a</sup>	3	<u>4</u>	dB
Maximum discrete reflectance	See 124.11.2.2	<u>See 124.11.2.2</u>	dB
Allocation for penalties <sup>b</sup> (for max TDECQ)	3.5	<u>3.8</u>	dB
Additional insertion loss allowed	0	<u>0</u>	dB

<sup>a</sup> The channel insertion loss is calculated using the maximum distance specified in Table 124–5 and cabled optical fiber attenuation of 0.5 dB/km at 1304.5 nm plus an allocation for connection and splice loss given in 124.11.2.1.

<sup>b</sup> Link penalties are used for link budget calculations. They are not requirements and are not meant to be tested.

For x00GBASE-DR4y the total penalty allocation is 3.5 dB, whereas for x00GBASE-DRy-2 it is 3.8 dB, the difference being an additional allocation of 0.3 dB for MPI penalty.

The allocation of 3.8 dB seems to have been taken from 100GBASE-FR1 in Clause 140.

While it makes sense to base x00GBASE-DRy=2 on 100GBASE-FR1, the channel discrete reflection conditions are different.

### x00GBASE-DRy versus 100GBASE-DR1 discrete reflectances

Number of discrete reflectances above –55 dB	Maximum value for each discrete reflectance
1	-37 dB
2	-42 dB
4	-45 dB
6	-47 dB
8	-48 dB
10	-49 dB

Table 124–13—Maximum value of each discrete reflectance

Table 140–15—Maximum value of eac

Number of discrete reflectances	Maximum value for eac	
above –55 dB	100GBASE-FR1	
1	-25	
2	-31	
4	-35	
6	-38	
8	-40	
10	-41	

Previously it was agreed that the same maximum discrete reflectance applies to all x00GBASE-DRy (both 500m and 2km applications).

This maximum level is significantly higher for 100GBASE-FR1 and therefore the allocation of a higher MPI penalty (+0.3 dB) is very appropriate for this case.

Considering that for all x00GBASE-DRy codes the maximum discrete reflectance in the channel is the same, the author suggests the TF to use the same allocation for MPI penalty.

#### Recommendations

- In Table 124-8 change the allocation for penalties for 400GBASE-DR4-2 and 800GBASE-DR8-2 from 3.8 dB to 3.5 dB.
- Further recommendations: split the "gain" of 0.3 dB over Tx and Rx power levels, thus decreasing Tx minimum OMA and / or increase the Rx sensitivity. How much? TBD and for discussion within the TF.
- Strawman proposal:
  - Decrease Outer Optical Modulation Amplitude (OMA<sub>outer</sub>), each lane (min) for 400GBASE-DR4-2 and 800GBASE-DR8-2 by 0.2 dB, from -0.1 dBm to -0.3 dBm
  - Increase Receiver sensitivity (OMA<sub>outer</sub>), each lane (max) by 0.1 dB from -4.5 dBm to -4.4 dBm
- For those worried about inconsistency with 100GBASE-FR1, there is the choice for the implementers to follow the 100GBASE-FR1 specification while meeting the narrower budget at the same time.

## Thanks!