# Supporting presentation to comment \#12 to D2.0 of P802.3df 

Peter Stassar, Huawei<br>P802.3df comment resolution meetings, January 2023

## Introduction

## Comment \#12 submitted by author to address potential inconsistencies in amount of MPI penalty between 500 m and 2 km specifications

Cl 124 SC 124.73 ..... P110 L16
Stassar, Peter Huawei
Comment Type TR Comment Status D penalties
In clause 124, Table 124-8, for 400G-DR4 and 800G-DR8, the allocation for penalties is 3.5 dB, whereas for 400G-DR4-2 and 800G-DR8-2 it is 3.8 dB .
The difference of 0.3 dB seems to originate from the FR4 spec in Clause 151, which is potentially suffering a higher MPI penalty due to larger individual reflections in an FR4 configuration compared to a DR4/DR8 configuration.
Because it was agreed (during the TF phase) to use the same list of requirements for discrete reflectances as shown in in-force Table 124-13, also the same (lower) allocation for MPI penalty can be assumed for DR4/DR8 and DR4-2/DR8-2.

## SuggestedRemedy

In Table 124-8, in the columns for 400GBASE-DR4-2 and 800GBASE-DR8-2, change the allocation for penalties from 3.8 dB to 3.5 dB .
Furthermore change Tx min power from $x$ to $y$ and $R x$ sensitivity from $a$ to $b$. A supporting presentation will be provided for the comment resolution meeting

```
Proposed Response
                        Response Status W
```

    PROPOSED ACCEPT IN PRINCIPLE.
    A presentation will be available for task force discussion.
    Pending review of presentation and task force discussion.
    
# Illustrative power budget in D2.0 Clause 124 

Table 124-8-400GBASE-DR4, 800GBASE-DR8, 400GBASE-DR4-2, and 800GBASE-DR8-2 illustrative link power budgets

| Parameter | 400GBASE-DR4 800GBASE-DR8 | $\begin{aligned} & \text { 400GBASE-DR4-2 } \\ & \text { 800GBASE-DR8-2 } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: |
| Power budget (for max TDECQ) | 6.5 | 7.8 | dB |
| Operating distance | 500 | $\underline{2000}$ | m |
| Channel insertion loss ${ }^{\text {a }}$ | 3 | 4 | dB |
| Maximum discrete reflectance | See 124.11.2.2 | See 124.11.2.2 | dB |
| Allocation for penalties ${ }^{\text {b }}$ (for max TDECQ) | 3.5 | 3.8 | dB |
| Additional insertion loss allowed | 0 | $\underline{0}$ | dB |

${ }^{\text {a }}$ The channel insertion loss is calculated using the maximum distance specified in Table 124-5 and cabled optical fiber
attenuation of $0.5 \mathrm{~dB} / \mathrm{km}$ at 1304.5 nm plus an allocation for connection and splice loss given in 124.11.2.1.
${ }^{\mathrm{b}}$ Link penalties are used for link budget calculations. They are not requirements and are not meant to be tested.
For x00GBASE-DR4y the total penalty allocation is 3.5 dB , whereas for x 00 GBASE -DRy-2 it is 3.8 dB , the difference being an additional allocation of 0.3 dB for MPI penalty.
The allocation of 3.8 dB seems to have been taken from 100GBASE-FR1 in Clause 140. While it makes sense to base $\mathrm{x} 00 \mathrm{GBASE}-\mathrm{DRy}=2$ on 100GBASE-FR1, the channel discrete reflection conditions are different.

## x00GBASE-DRy versus 100GBASE-DR1 discrete reflectances

Table 124-13-Maximum value of each discrete reflectance
Table 140-15-Maximum value of eac

| Number of discrete <br> reflectances above $\mathbf{- 5 5} \mathbf{~ d B}$ | Maximum value for each discrete <br> reflectance |
| :---: | :---: |
| 1 | -37 dB |
| 2 | -42 dB |
| 4 | -45 dB |
| 6 | -47 dB |
| 8 | -48 dB |
| 10 | -49 dB |


| Number of discrete reflectances <br> above $\mathbf{- 5 5} \mathbf{~ d B}$ | Maximum value for eac |  |
| :---: | :---: | :---: |
|  | $\mathbf{1 0 0 G B A S E - F R 1}$ |  |
| 1 | -25 |  |
| 2 | -31 |  |
| 4 | -35 |  |
| 6 | -38 |  |
| 8 | -40 |  |
| 10 | -41 |  |

Previously it was agreed that the same maximum discrete reflectance applies to all x00GBASE-DRy (both 500 m and 2 km applications).
This maximum level is significantly higher for 100GBASE-FR1 and therefore the allocation of a higher MPI penalty ( +0.3 dB ) is very appropriate for this case.
Considering that for all x00GBASE-DRy codes the maximum discrete reflectance in the channel is the same, the author suggests the TF to use the same allocation for MPI penalty.

## Recommendations

- In Table 124-8 change the allocation for penalties for 400GBASE-DR4-2 and 800GBASE-DR8-2 from 3.8 dB to 3.5 dB .
- Further recommendations: split the "gain" of 0.3 dB over Tx and Rx power levels, thus decreasing Tx minimum OMA and / or increase the Rx sensitivity. How much? TBD and for discussion within the TF.
- Strawman proposal:
- Decrease Outer Optical Modulation Amplitude (OMA ${ }_{\text {outer }}$ ), each lane (min) for 400GBASE-DR4-2 and 800GBASE-DR8-2 by 0.2 dB , from -0.1 dBm to -0.3 dBm
- Increase Receiver sensitivity ( $\mathrm{OMA}_{\text {outer }}$ ), each lane (max) by 0.1 dB from -4.5 dBm to -4.4 dBm
- For those worried about inconsistency with 100GBASE-FR1, there is the choice for the implementers to follow the 100GBASE-FR1 specification while meeting the narrower budget at the same time.


## Thanks!

