# 200G/lane Electrical interfaces System implications 

Adee Ran, Cisco<br>Liav Ben-Artsi, Marvell

## Supporters

- Upen Reddy Kareti, Cisco
- Itamar Levin, Intel


## This presentation is about...



## Outline

- AUI C2M endpoints
- The ToR switch use case
- Loss budget
- Architecture implications
- Call for action


## Evolution of C2M AUI endpoints



```
400GAUI-4,
100GAUI-1
- CTLE is not sufficient reference receiver includes a DFE
- Similar to an electrical PMA/PMD, but with a different specification methodology
```


### 1.6TAUI-8, 200GAUI-1

- Question \#1: what will it look like?


## Switch applications



Source: chopra b400g 01210208 (slides 3 and 18)

## Additional switch use cases

- There are other switch architectures
- Co-packaged optics (CPO)
- Near-package optics (NPO)
- Not the scope of this presentation.


## C2M elements (from 802.3ck)



Figure 120G-2-100GAUI-1, 200GAUI-2, and 400GAUI-4 C2M insertion loss budget at 26.56 GHz

This number wasn't an easy decision

## ToR switch geometry

## Architectural changes to ToRs due to reduced physical VSR reach

- Hypothetical Example:
- 25.6T, 256 x 100G
- 1RU box, Single ASIC (ToR design profile, also used as virtual chassis, aka "Fixed Box")
- Can be used with all optical IO in a spine application (common practice today in hyperscale datacenters)
- $32 \times 800 \mathrm{G}$ module cages, all front panel IO
- Using Rosemont budget proposal from Jane Lim: http://hwwieeee802.0ra/3/100GEL public/18 03/1im_100GEL_01b_0318.pdf
- [~ 5" Host trace supported for VSR channels]
- Approximately 12 / 32 module cages cannot accommodate the proposed host budgets (VSR or CR), requiring either intermediate retimers, or intra-box cabling


9" (lower bound) from switch package to connector pads
$+$
Large switch ASIC
package

This application influenced the Annex 120G specifications, which assume a ball-to-ball IL of 16 dB @ 26.56GHz.

## Other options discussed in 802.3ck

How Shorter Host Loss Maps to Possible "Universal Port" Solutions

| Add retimers | Intra-box cables | Multi-ASIC Linecards <br> (Chassis Systems) | MR Capable Modules |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| - Middle ports within proposed VSR budget do not require additional retimers <br> - Edge ports use additional retimers (shown in yellow) to enable longer overall host channels <br> - Pros: similar architecture to prior generation systems <br> Cons: Cost and power of additional retimers | - Edge ports use intra-box cables to enable longer physical reach, but staying within proposed VSR budgets <br> - Pros: System does not incur cost or power of additional retimers, commonality with existing "retimerless" designs <br> Cons: Increases mechanical complexity, may impact airflow, cost of cable and associated mechanicals | - Each ASIC can connect to fewer, closer module ports, which are supported within VSR proposed budget <br> - Pros: Similar "PHYless" design to current generation systems <br> Cons: Does not address single ASIC "fixed box" designs forecast to be the dominant volume of the datacenter market | Enable modules with MR capability <br> Pros: Similar "PHYless" design to current generation systems <br> Cons: Requires MR support in modules, potentially increasing module power. Serdes may require training, and appropriate management support. Doesn't work on all ports with DAC - so not a universal port |

[^0]
## Package considerations

There are ways to reduce package trace loss to perhaps $0.13 \mathrm{~dB} / \mathrm{mm}$

## Package Skip Layer Trace Loss




Notes: The trace loss was simulated based on current low loss material and copper surface treatment, More advanced substrate material and copper surface treatment will further improve the package trace loss.


But...
High-radix switch
packages can't use skip
layer and microstrips in all lanes.

These methods are typically used in the longer traces (e.g. 40 mm ) to make them "look like" the reference package...

The 802.3ck COM reference package is based on "regular" trace of 31 mm

Source: mli 3df 01220316

## Ball pattern of a high-speed radix switch

Thought exercise:
Assume the minimum presented Tx/Rx separation, populate 256 lanes...


Just the AUI signals require a $69 \times 69$ grid (in practice, more are needed)
$\Rightarrow$ larger package than previously assumed ( $>75 \mathrm{~mm}$ square?) $\Rightarrow$ longer traces

## Host package and PCB recommendations

## 224G PAM4 Package Design Summary(slide 26)

- Desired next generation package trace loss target for interpretation flexibility: $0.1 \mathrm{~dB} / \mathrm{mm}$ at Nyquist frequency
- Skip-layer trace routing is required for mitigating the transmission loss
- Low loss material and advanced copper surface treatment are required
- 0.8 mm ball pitch is recommended ( 0.65 mm or smaller preferred)
- Smaller ball size can further reduce discontinuities and package loss
- BGA ball pattern needs to be PCB breakout friendly and fully shielded
- Ground stitching via pitch < $1 / 10$ wavelength along TX/RX traces and < $1 / 4$ wavelength everywhere else in the vicinity of the 224G channel routing are required


## 224G PAM4 PCB Design Summary

- Desired next generation PCB trace loss target for interpretation flexibility: $1 \mathrm{~dB} / \mathrm{inch}$ at Nyquist frequency
- Skip-layer trace routing is required
- Ultra low loss material is required
- HVLP copper surface treatment is required
- PCB via stub length $<8 \mathrm{mil}$ is required
- Well controlled process variation of Dk, Df and dielectric thickness is required $\quad$ Source: mli 3df 01220316


## What about 802.3df?



Source: stone 3ck 01a 0518

At 200G/lane even an optical-only port is challenging.
"Universal port" may be possible with active electrical cables...

If we just sum the maximum numbers at 53 GHz :
$32+9+3>40 \mathrm{~dB}$ - more than the traditional "Long Reach" ...?

Other methods - retimers, cables - may be needed in some of the links

With PAM4, 30-35 dB end-to-end seems feasible
$\Rightarrow$ Question \#2: What are the channel assumptions for 200G/lane C2M?

## FEC architecture implications

- Achieving BER<<1e-4 with 200G/lane AUI isn't a safe assumption.
- As mentioned in rabinovich 3df 01a 220224, even a relatively "easy" channel does not reach that goal. More so with switch AUI of 30-35 dB.
- Assuming the RS $(544,514)$ (KP FEC) for the AUI FEC, as suggested in gustlin 3df logic 220411, its full correction capability will likely be required for one end of the link.
- As it seems:

| End-to-end | 3 |
| :---: | :---: |
| Encapsulated with "imperfect" outer (optical) FEC (inner end-to-end FEC corrects some "optical" errors) | 3 |
| Encapsulated with "perfect" outer (optical) FEC, inner end-to-end FEC protects AUIs on both ends | 8 |
| Segmented | $\stackrel{N}{*}$ |

## Architecture/Holistic approach

- As stated in dambrosia 3df logic 220411a, we should also consider cases with more than one AUI on one or both sides.
- Our options are:

The "Classic"


The "100G ASIC"


The " 100 G module"


The "Retimer"


## Implication of segmented FEC

- Frame loss is a result of uncorrectable codewords on either of the FEC segments
- These events are independent of each other, so easy to analyze and monitor
- Uncorrectable codeword ratio (UCR) of FEC-protected AUIs should be allocated from the total budget
- From the UCR of the FEC-protected AUIs, we can calculate the maximum pre-FEC BER as we had in previous projects
- More than one AUI can be in one FEC domain
- For now, assume the pre-FEC BER is 5e-5 to support two AUls
- Given maximum BER and channel assumptions, we can start analyzing reference Tx and Rx parameters...
- So we need to define our channel assumptions!


## Thoughts about our process

- How do we standardize an electrical interface?
- Tried-and-true way, in many projects



## Partial answer to question \#1

(200G/lane AUI endpoints)

- Authors' opinion:
- At least as complex as reference Rx/Tx of 100G electrical PMDs
- Including, e.g., a strong equalizer
- BER similar or slightly better than 100 Gelectrical PMDs
- Assuming segmented FEC architecture with KP FEC
- Every AUI segment must be protected by FEC; FEC domain (between encoding and decoding) spans at most two adjacent 200G/lane AUIs


## Call for action

- We need a clear process of adopting a loss budget
- Proposals in terms of lengths and IL (assuming PAM4); detailed results with Sparameters would help
- Explain the targeted application (switch, NIC, other)
- Until we adopt a loss budget we can't make any decisions on device electrical parameters (including reference Tx/Rx) or even modulation
- Proposals in this area may be premature
- Let's not intermix these steps (e.g. run COM analysis on channels before loss budget is adopted)


## Questions? Comments?

Thank you


[^0]:    Source: stone 3ck 01a 0518

