

Proposal for a 100BASE-T1L PCS

Jacobo Riesco Brian Murray Philip Curran

Introduction



► This a proposal for the 100BASE-T1L PCS

- At the July meeting the 802.3dg group approved a motion to adopt PAM3 modulation at 80 MSym/s using 8b6T coding in conjunction with an 8N/8N+1 block code and with a low latency mode and a burst error protection mode
 - See <u>Murray_3dg_01a_07152024</u>
- At the September meeting the 802.3dg group approved a motion to adopt a 33-bit PCS Tx Scrambler and the basic structure of a PMA Training Frame
 - See <u>Murray_3dg_02_09172024</u>
- At the September meeting the 802.3dg group approved a motion that IEEE 802.3dg not include an OAM channel and set the auxiliary bit in the PHY frame to zero
 - See <u>spmd_TF_minutes_00_091624_4</u>
- ► This presentation is a continuation of the PCS proposal in

Riesco_3dg_01a_09172024

8b6T Coding, 8N/8N+1 Block Codes and RS-FEC



- PAM-3 8b6T coding using 8N/(8N+1) block codes has been proposed for 100BASE-T1L with two different modes supported:
 - Low latency mode using a 16B/17B (N=2) block code
 - Burst error protection mode using a 64B/65B (N=8) block code and RS FEC
 - Line rate is 80 MSym/s in both cases
 - 8b6T coding is described in:
 - <u>Curran_3dg_01a_07152024</u>
 - Murray_3dg_01a_07152024
 - 8N/(8N+1) encoding is described in:
 - Lo_3dg_01_012524
 - Lo_3dg_01a_0724
 - RS FEC is described in
 - Tingting_3dg_02_16_07_2024



This Section is the: Proposal for Constant Latency MII to 8N/8N+1 Encoding in the 100BASE-T1L PCS

PCS TX Block Diagram and Bit Ordering





N=2: 16B/17B low latency N=8: 64B/65B with RS FEC

PHY frame

Constant Latency MII to 8N/8N+1 Encoding



- In <u>Riesco_3dg_01a_09172024</u> we presented a PCS for 100BASE-T1L including a simpler scheme for the constant latency MII to 8N/8N+1 encoding
 - Always encode 2 nibbles into an octet including at the start and end of the packet
 - Always decode an octet into two nibbles
- A limitation with respect to error handling compared to previous PHY technologies has been described in <u>Riesco_3dg_01_10292024</u>
- We propose to resolve this limitation by adding start(S) and End(T) packet delimiter control codes to the 8N/(8N+1) encoding

Control Codes and Mode Encoding/Decoding Table

M(n)[0] = 1



3	4	5	6	7								
Mo M(n)	ode [0:1]	Cor C	ntrol C (n)[0:	ode 2]	Symbol	Definition						
0	-	0	0	0	Q	Sequence Ordered Set Control Code						
0	-	0	0	1	E	Transmit Error Propagation						
0	-	0	1	0	I	Normal Inter-Frame (Idle) with loc_phy_ready = OK						
0	-	0	1	1	Su	Start of Packet with leading Idle/LPI						
0	-	1	0	0	Тр	End of Packet						
0	-	1	0	1	L	Assert Low Power Idle (LPI)						
0	-	1	1	0	lx	Normal Inter-Frame (Idle) with loc_phy_ready = NOT_OK						
0	-	1	1	1	Sp	Start of Packet						
1	0	0	0	0	TuD0	Dribble Nibble, Data = 0x0						
1	0	0	0	1	TuD8	Dribble Nibble, Data = 0x8						
1	0	0	1	0	TuD4	Dribble Nibble, Data = 0x4						
1	0	0	1	1	TuDC	Dribble Nibble, Data = 0xC						
1	0	1	0	0	TuD2	Dribble Nibble, Data = 0x2						
1	0	1	0	1	TuDA	Dribble Nibble, Data = 0xA						
1	0	1	1	0	TuD6	Dribble Nibble, Data = 0x6						
1	0	1	1	1	TuDE	Dribble Nibble, Data = 0xE						
1	1	0	0	0	TuD1	Dribble Nibble, Data = 0x1						
1	1	0	0	1	TuD9	Dribble Nibble, Data = 0x9						
1	1	0	1	0	TuD5	Dribble Nibble, Data = 0x5						
1	1	0	1	1	TuDD	Dribble Nibble, Data = 0xD						
1	1	1	0	0	TuD3	Dribble Nibble, Data = 0x3						
1	1	1	0	1	TuDB	Dribble Nibble, Data = 0xB						
1	1	1	1	0	TuD7	Dribble Nibble, Data = 0x7						
1	1	1	1	1	TuDF	Dribble Nibble, Data = 0xF						

- M(n)[0:1] = 00 No more control codes
- ► M(n)[0:1] = 01 More control codes
 - 16 x Tu control codes
 - More control codes implied

* From <u>Lo_3dg_01a_0724</u> Modified

Sequence Ordered Sets



- Optional support for sequence ordered sets
- SEQen bit added to the InfoField to allow support for sequence ordered sets to be negotiated with the link partner
 - If either link partner has SEQen = 0 then sequence ordered sets are disabled
- ▶ If sequence ordered sets are disabled
 - If the PHY receives a sequence ordered set on the MII the PHY Tx will encode it as Idles
 - If the PHY Rx receives a sequence ordered set control code (Q) at the decoder, this is not expected or supported and is treated like any other error
 - Following the error handling rules in such cases a False Carrier will be signalled at the MII
- If sequence ordered sets are enabled, they are transparently conveyed between the local and remote MII

Normal Inter-Frame (Idle)



- ► Keep two versions of Normal Inter-Frame
 - I when loc_phy_ready = OK or Ix when loc_phy_ready = NOT_OK
 - As in Clause 97
- Normal Inter-Frame encoding indicates whether the PHY is ready to receive data or not (loc_phy_ready = OK/NOT_OK)
 - Decoded as rem_phy_ready = OK/NOT_OK in the link partner
 - Synchronizes link_status = OK between link partners
 - Cannot rely on sequence ordered sets for this synchronization as existing MACs do not support them

Encoding Rules for Error Handling



- Packets are delimited with Start of Packet and End of Packet symbols
 - Sp symbol used for packets starting on even cycles aligned
 - Su (was Cs) for packet starting on odd cycles unaligned
 - The start of packet is always encoded using Sp or Su
 - If transmit error propagation is encoded at the MII during the start of packet, an error is encoded in the following octet
 - **Tp** symbol used for packets ending on even cycles aligned
 - 16 x **Tu** (was CD) symbols for packets ending on odd cycles unaligned
 - The end of packet is always encoded using Tp or Tu

Decoding Rules for Error Handling



- PCS receive functions or Multi-G RS functions are incorporated into the PHY decoder
 - RX_DV will be asserted in response to the reception of a start of packet control code if the previous nibble was a normal inter-frame
 - RX_DV will be de-asserted when a control code other than an error is received
 - When RX_DV is de-asserted because of a control code other than end of packet, RX_ER will be asserted before RX_DV is de-asserted
 - If a symbol other than Idle, LPI, start of packet or sequence ordered set control code (if supported), is received following an idle nibble or a sequence ordered set (if supported), then a false carrier indication is encoded onto the MII RX
 - False carrier is held until an Idle or a sequence ordered set control code (if supported) is received
 - This is the same as 100BASE-X, 1000BASE-X, 1000BASE-T, 100BASE-T1, 10BASE-T1L and 10BASE-T1S (Clauses 24, 36, 40, 96, 146 and 147)

8N/(8N+1) Encoding



Defined by the following pseudo-code (Modifications from Clause 97, per Lo_3dg_01a_0724), where N is the number of octets encoded in a block

- N = 8 when the Reed-Solomon FEC is used and N = 2 when it is not used
- Octets within a block are numbered using and increasing index n, from 0 to N-1, with n = 0 being the first octet of the block presented on the MII interface.

TC[n]	: O if octet n is e	encoded as a data packet octet	(the octet n contains two MII data nibbl	es, TXD[2n][0:3]and TXD[2n+1][0:3]); 1 otherwise.
TD[n][0:7] B[0:8N] OR(n) OR(N) NEXT(n)[0:2] C(n)[0:2] M(n)[0:1]	 I by definition MII octet n (TE 8N+1 block. Bi Bitwise OR of 0 by definition Bit position of MII control coor MII mode n, coor M(n)[0]=1 if end M(n)[1]=TXD[-1000 	[n][0:3] = TXD[2n][0:3], TD[n] it 0 transmitted first TC[n:N-1] lowest bit in TC[n:N-1] that is a de n, corresponding to MII data prresponding to MII data nibbles ncoded symbol is CD; else 0 2n][0] if encoded symbol is CD;	[4:7] = TXD[2n+1][0:3]) if TC[n] = 0 a 1. Bit 2 is MSB nibbles 2n, 2n+1 as per control codes ar a 2n, 2n+1 a else OR(n+1)	nd mode encoding table
B[0] B[8n+1:8n+3]	= OR(0) = TD[n][0:2] NEXT(n)[0:2] TD[n-1][5:7]	if OR(n) = 0 else if TC[n-1] = 1 else		
B[8n+4:8n+5]	= TD[n][3:4] M(n)[0:1] TD[n][0:1]	if OR(n) = 0 else if TC[n] = 1 else		 No functional changes with respect to July Fixed inconsistencies in syntax
B[8n+6:8n+8]	= TD[n][5:7] C(n)[0:2] TD[n][2:4]	if OR(n) = 0 else if TC[n] = 1 else		 Simplified the conditions for the encoding of the B[0:8N] bits

8N/(8N+1) Encoding Example



- Example encoding for a N = 8 block containing the following MII octets $D_0/C_1/D_2/C_3/C_4/D_5/C_6/D_7$
 - Octets are shown in the transmit order, and bits within an octet and its sub-fields are also shown in the transmit order, i.e. LSB first

pe			(Octe	et O					0	Octet '	1					Octe	t 2					C	octet 3					(Octet 4	4				00	ctet (5					Oct	tet 6					0	ctet	7		
Ŧ	0	1	2	3	4	56	7	0	1	2	34	5	67	0	1	2	3	4	56	37	0	1	2	34	5	6 7	0	1	2	34	5	6 7	0	1 2	3	4	5	6	7	0 1	2	3	4	5	6 7	0	1	2	3 4	4 5	6	7
1	1	0	0		тхс) 0		тχ	D ₁		M[1]		C[1]	1	1	0	•	тхр	4		тх	D ₅		M[3]	c	C[3]	0	0	1	M[4]	(C[4]	0	1 1		тх	D ₁₀		٦	хD	11	м	[6]	С	[6]		тх	D ₁₄		тх	D ₁₅	j
	0	1	2	0	1	23	0	1	2	3	0 1	0	1 2	0	1	2	0	1	2 3	3 0	1	2	3	0 1	0	1 2	0	1	2	0 1	0	1 2	0	1 2	0	1	2	з	0	1 2	2 3	0	1	0	12	0	1	2	3 0) 1	2	3
		•••	· • • • •	••••								4			``	`~~~	••••								I			, , ,	·	أربي	4			••••	••••																	

Start on Even Cycle, Packet Even Number of Nibbles



- Encoding: combine even + odd nibbles into octet presented to encoder
 - First 2 preamble data nibbles in octet, encoded to Sp (aligned start of packet)
 - First 2 idle nibbles in octet after last data octet, encoded to Tp (aligned end of packet)
- Decoding: split octet to 2 nibbles
 - Sp decoded to two preamble (0x5) data nibbles
 - Tp decoded to two idle nibbles
- Only difference wrt previously adopted proposal is latency and aligned start and end of packet control symbols



Start on Odd Cycle, Packet Even Number of Nibbles



- Encoding: combine even + odd nibbles into octet presented to encoder
 - Idle nibble followed by first preamble data nibble in octet, encoded to Su (unaligned start of packet)
 - Data nibble (D_z) followed by idle nibble in octet, encoded to TuD_z (unaligned end of packet)
- Decoding: Split octet to 2 nibbles
 - Su decoded to idle nibble followed by 0x5 data nibble
 - TuD_z decoded to D_z data nibble followed by idle nibble
- Only difference wrt previously adopted proposal is latency, unaligned start and end of packet control symbols and we do not need to group/ungroup 3 nibbles or expand/compress one idle



Start on Even Cycle, Packet Odd Number of Nibbles



- Encoding: combine even + odd nibbles into octet presented to encoder
 - First 2 preamble data nibbles in octet, encoded to Sp
 - Data nibble (D_z) followed by Idle nibble in octet, encoded to TuD_z
- Decoding: Split octet to 2 nibbles
 - Sp decoded to two 0x5 data nibbles
 - TuD_z decoded to D_z data nibble followed by Idle nibble
- Only difference wrt previously adopted proposal is latency and aligned start of packet control symbol



Start on Odd Cycle, Packet Odd Number of Nibbles



- Encoding: combine even + odd nibbles into octet presented to encoder
 - Idle nibble followed by first preamble data nibble in octet, encoded to Su
 - First 2 idle nibbles in octet after last data octet, encoded to Tp
- Decoding: Split octet to 2 nibbles
 - Su decoded to idle nibble followed by 0x5 data nibble
 - Tp decoded to two idle nibbles
- Only difference wrt previously adopted proposal is latency, aligned end of packet control symbol, and we don't need to group/ungroup 3 nibbles or expand/compress one idle





This Section is the: Proposal for the Scrambler and PMA Training Frame used in the 100BASE-T1L PCS

Reed Solomon Forward Error Correction (RS-FEC)



- ▶ Optional support for RS-FEC
 - RS-FEC provides burst error protection at the cost of latency
- RSen bit added to the InfoField to allow support for RS-FEC to be negotiated with the link partner
 - If both link partners have RSen = 1 then RS-FEC is enabled
 - Latency sensitive applications should disable support for RS-FEC
- ► See previously adopted proposal <u>Murray_3dg_01a_07152024</u> for more details
 - Which in turn references slide 5 of <u>Tingting_3dg_02_16_07_2024</u> where the details of RS FEC are described

Scrambler



- Data and training modes use the same 33 bits side-stream scrambler approach used in many other previous PHY technologies, Clauses 40, 146, 96, 149, 165
- Generator polynomials for Master and Slave are:
 - Master: $g_M(x) = 1 + x^{13} + x^{33}$
 - Slave: $g_S(x) = 1 + x^{20} + x^{33}$

NOTE-IEEE Std 802.3, Annex K defines optional alternative terminology for "master" and "slave"

- Scrambling is done per 8b/6T octet
 - The bit stream is sliced into octets TB_n[7:0]
 - The bits stored in the scrambler shift register delay line at time n are denoted by Scr_n[32:0]
 - At each octet period, the shift register is advanced by one bit, and a new bit represented by Scr_n[0] is generated
 - Scrambling rules are based on the generation, at time n, of nine bits: Sx_n[3:0], Sy_n[3:0] and Sg_n
 - The eight Sx_n[3:0] and Sy_n[3:0] bits are used to decorrelate the octet TB_n[7:0] during transmission
 - Sg_n is used to randomize the sign of the non-negative disparity (NND) 6-tuple in the 8b6T encoder

Scrambler. Generation of Sd_n[7:0] and Sg_n



- Sx_n[3:0], Sy_n[3:0] and Sg_n are generated using three uncorrelated bits, X_n, Y_n and Scr_n[0], and an auxiliary generator polynomial, g(x), as in Clause 40:
 - The bits X_n and Y_n derived from elements of the same maximum-length shift register sequence of length 2³³-1 as Scr_n[0], but shifted in time
 - The associated delays are all large and different so that there is no short-term correlation among the bits X_n, Y_n and Scr_n[0]
 - They are generated as follows:
 - $X_n = Scr_n[4] \wedge Scr_n[6]$
 - $Y_n = Scr_n[1] \wedge Scr_n[5]$
 - The generator polynomial is:

 $g(x)=x^3\wedge x^8$

Sx_n[3:0], Sy_n[3:0] and Sg_n are generated as follows:

```
\begin{aligned} Sy_n[0] &= Scr_n[0] \\ Sy_n[1] &= g(Scr_n[0]) = Scr_n[3] \land Scr_n[8] \\ Sy_n[2] &= g^2(Scr_n[0]) = Scr_n[6] \land Scr_n[16] \\ Sy_n[3] &= g^3(Scr_n[0]) = Scr_n[9] \land Scr_n[14] \land Scr_n[19] \land Scr_n[24] \\ Sy_n[3] &= g^3(Scr_n[0]) = Scr_n[1] \land Scr_n[14] \land Scr_n[19] \land Scr_n[24] \\ Sy_n[3] &= g^3(Scr_n[1]) \land Scr_n[1] \land Scr_n[13] \land Scr_n[13] \land Scr_n[13] \land Scr_n[23] \land Scr_n[23] \land Scr_n[28] \land Scr_n[30] \\ Sg_n &= Y_n = Scr_n[1] \land Scr_n[5] \end{aligned}
```

• The scrambled data octet, $Sd_n[7:0]$ is generated as follows:

 $\begin{aligned} Sd_n[7:4] &= Sx_n[3:0] \wedge TB_n[7:4] \\ Sd_n[3:0] &= Sy_n[3:0] \wedge TB_n[3:0] \end{aligned}$

8b/6T Encoding



- ► The bits Sd_n[7:0] are used to select an NND 6-tuple
- Running disparity control is applied
- See previously adopted proposal <u>Murray_3dg_01a_07152024</u> for more details

PMA Training Frame



- ▶ The PMA training frame follows a similar approach as in Clauses 149 & 165
- Training frames with indicators are sent during PMA training to establish the alignment of the PHY frames
 - Each partial PHY frame is 32 octets (256 bits) long, beginning at Sd_n where (n mod 32) = 0
 - Each training frame is composed of 16 partial PHY frames



PMA Training Frame: Scrambling



- ► All the bits in the training frame are zero except for:
 - The second bit in the first 15 partial frames which are set to 1 (in red in the previous figure)
 - The InfoField (in blue in the previous figure)
- Scr_n[0] is available on the first bit of each octet except during the InfoField to facilitate scrambler acquisition at the receiver
- ► With the proposed definition of the InfoField we ensure:
 - The second bit of each partial frame is set to 1 to facilitate partial frame alignment
 - The 3rd bit of the 16th partial frame is set to 1 to facilitate PHY frame alignment
- The first 12 octets (96 bits) in the 16th partial frame are XORed with the contents of the InfoField[0:95]
- The scrambled training octet Sd_n[7:0] is 8b/6T encoded as in normal operation
 - Ternary symbols (PAM3) with bounded running disparity are also used during training

PMA Training Frame: Scrambling

► The scrambled octets during training are:

 $m = 8 \cdot (n \bmod 32)$

$$\begin{split} Sd_{n}[7:4] &= \begin{cases} Sx_{n}[7:4] \land InfoField[m+7:m+4] \\ Sx_{n}[7:4] \end{cases} & 480 \leq (n \ mod \ 512) \leq 491 \\ otherwise \end{cases} \\ Sd_{n}[3:2] &= \begin{cases} Sy_{n}[3:2] \land InfoField[m+3:m+2] \\ Sy_{n}[3:2] \end{cases} & 480 \leq (n \ mod \ 512) \leq 491 \\ otherwise \end{cases} \\ \\ dentarrow & dent$$



PMA Training Frame: PHY Control InfoField



PHY information is exchanged between link partners during training using a 12-octet InfoField

Same approach as in Clauses 97, 149 and 165

Octet 1	Octet 2	Octet 3	Octet 4	Octet 5	Octet 6	Octet 7	Octet 8	Octet 9	Octet 10	Octet 11	Octet 12
<7:0>	<7:0>	<7:0>	<7:0>	<7:0>	<7:0>	<7:0>	<7:0>	<7:0>	<7:0>	<7:0>	<7:0>
Header <7:0>	Header <15:8>	Header <23:16>	PFC24 <7:0>	PFC24 <15:8>	PFC24 <23:26>	Message	PHY ca	pability / Co	untdown	CR	C16

Octets sent in order, LSB first



CRC16 same as Clauses 97, 149 and 165

PHY Control InfoField: Training Format



- This phase is used to exchange the PHY capability information between the link partners
 - Same approach as in Clauses 97, 149 and 165



- The PMA_state has been expanded to 3 bits and incorporates signalling of receiver status
- It is proposed not to send timing_lock_OK from the slave since it cannot be transferred reliably to the master before timing lock has been acquired

- SEQen advertises support for sequence ordered sets
- EEECntrl[1:0] advertises the EEE abilities
- RSen advertises support for RS-FEC

PHY Control InfoField: Countdown Format



- The countdown phase is used to synchronize the switch from training to idle
 - Same approach as in Clauses 97, 149 and 165
 - The slave must align its partial frame count with the master before it starts the countdown



• TFCountDown[7:0] indicates the number of PMA training frames that will be transmitted after the current one before switching to idle



This Section is the: Proposal for EEE in the 100BASE-T1L PCS

Optional EEE Capability



- ▶ EEE uses the same approach as in Clauses 97, 149 & 165
- ▶ EEE abilities advertised in InfoField (EEECntrl[1:0] bits in the PHY Capability field)
 - LPI only entered when both link partners have both EEECntrl bits set
 - If EEECntrl[1] = 1 and EEECntr[0] = 0, the PCS encoding transparently carries the LPI signalling MII to MII, but the PHY does not enter the LPI quiet-refresh cycle
 - If EEECntrl[1] = 0, LPI is encoded as a normal inter frame (Idle), and decoded as Idle (or error)
- LPI consists of alternating quiet and refresh periods
- ▶ Each direction of the link can enter and exit LPI mode independently



LPI Synchronization and Signalling



LPI synchronization

- Quiet-refresh cycle stablished from the master partial frame count (PFC24)
 - Slave PHY shall synchronize its PFC24 to the master's during training

Variable	Master	Slave
tx_refresh_active	$lpi_quiet_time \le mod(PFC24, lpi_qr_time)$	$lpi_offset-lpi_refresh_time \leq mod(PFC24, lpi_qr_time) < lpi_offset$
tx_wake_start	mod(PFC24, wake_period)=0	mod(PFC24, wake_period) = wake_period/2

▶ LPI signalling

- During quiet periods, the PCS transmitter passes zero data encoded symbols to the PMA
- During the staggered out of phase refresh periods, the PCS transmitter operates as in normal mode, with PCS transmit data (tx_coded) set to zero (or encoded LPI)
 - PHY health information is sent using auxiliary bit
- During wake-up, the PCS transmitter operates as in normal mode, with the PCS transmit data (tx_coded) containing (8N/8N+1) encoded normal inter-frame symbols
 - No alert signal (same as clause 97)

LPI Timing Parameters and Wake-up Time



Parameter	Number of partial frame periods (*Values may change)	μs
lpi_offset	56	
lpi_qr_time	96	230.4
lpi_quiet_time	88	211.2
lpi_refresh_time	8	19.2
sleep	8	19.2
wake_period	16	

- Quiet time determined by the requirement to preserve timing and keep the eye open
- Refresh allows enough time to update the filter coefficients to maintain the link quality

lpi_wake_time	Wake starts before	e sleep is complete	Wake starts after sleep is complete						
Partial frames	Partial frames	μs	Partial frames	μs					
8	32	76.8	24	57.6					

Auxiliary Bit - Insufficient LPI Refresh



- Only 1 auxiliary bit is available in the proposed encoding for the low latency mode and the burst error protection mode
 - This bit is only used when LPI entry is enabled and is normally zero
 - This bit will be used to indicate that LPI refresh is insufficient to maintain reliable operation of the receiver
 - When set and the link partner is in LPI, requests the link partner to exit LPI
 - When set, requests the link partner not to enter LPI

OAM



- ► OAM is not supported
 - No side-channel communications

100BASE-T1L PCS Summary



- 8N/8N+1 Encoding and Decoding
 - Constant latency MII to 8N/8N+1 encoding using simple and robust encoding and decoding
 - Optional support for sequence ordered sets
 - Add start of packet and end of packet delimiters consistent with previous technologies for robust error handling
- Scrambler:
 - Use a 33 bits side-stream scrambler, as per Clauses 40, 146, 96, 149 and 165 with a new scrambler value generated every 8b6T octet
 - Generate 9 uncorrelated bits from the scrambler each octet; Sx_n[3:0], Sy_n[3:0] and Sg_n
- ▶ PMA Training Frame
 - Similar approach as in Clauses 55, 97, 149 and 165
 - Composed of 16 partial frames with 32 octets per partial frame
 - InfoField transmitted in 16th partial frame of each training fame
 - Structured to facilitate scrambler acquisition and frame alignment

Energy Efficient Ethernet

- Same approach as in Clauses 97, 149 and 165; with 211.2 μs of quiet and 19.2 μs of refresh time
- PCS encoding can transparently carry the LPI signalling MII to MII, even if PHY does not enter LPI
- The auxiliary bit is used to indicate that LPI refresh is insufficient to maintain reliable operation of the receiver

► OAM

• OAM is not supported; no vendor specific messages transferred between local and remote

Questions?