Host Channel/PCB Model Parameters for P802.3dj: Addressing Comment # 537

Mike Peng Li, Jenny Jiang, Masashi Shimanouchi, Hsinho Wu, Ilia Radashkevich, Itamar Levin, Ariel Cohen Intel


Sept, 2024



Background and Objectives

• Comment # 537 against 802.3dj D1.1 specification was made to address the Host channel

/PCB model parameter TBDs



	Parameter		Value	Units
	Ŷο		TBD 0	1/mm
	a_1		TBD 5.95e-4	ns ^{1/2} /mm
	a_2		TBD 2.6e-5	ns/mm
	τ		TBD 5.79e-3	ns/mm
	C_0		TBD 2.9e-5	nF
<u>.</u>	c_1		TBD 1.0e-5	nF
	Z_c		TBD 92.5	Ω
	R_0		50	Ω
1		* * * *		* * *

 This presentation provides the details on how host channel/PCB model parameters were derived

Sept 2024

IEEE

P802.3dj

Introduction

Host channel/PCB model and parameter definitions

178A.1.4.3 Host channel

Editor's Note (to be removed prior to final publication):

A host channel model has not yet been adopted. The model described in Clause 162 is used as a placeholder.

The host channel model is shown in Figure 178A-5 and is a function of the parameters summarized in Table 178A-5. It is the cascade connection of a first shunt capacitor C_0 , a transmission line, and a second shunt capacitor C_1 .





Figure 178A-5—Host channel model

Table 178A-5—Summary of host channel parameters

Parameter	Symbol	Units
Single-ended package capacitance at port 1 BGA via(CO)	C_0	nF
Host transmission line parameter, γ_0	76 ^(h)	1/mm
Host transmission line parameter, a_1	a1(h)	ns ^{1/2} /mm
Host transmission line parameter, a_2	a2(h)	ns/mm
Host transmission line parameter, τ	τ ^(h)	ns/mm
Host transmission line differential characteristic impedance	$Z_c^{(h)}$	Ω
Host transmission line length	$Z_p^{(h)}$	mm
Single-ended package capacitance at port 2 Connector via(C1)	C_1	nF




A PKG BGA via illustration (including stub)



A Host Channel Design Example

Host BGA via->PCB-> Connector via





A 6.5dB Host Channel Design Example

Component	Insertion Loss Port 1-Port 2 (dB) @ 53.125GHz	
BGA via	0.6 dB	
Host PCB Trace	1.272 dB/inch	
Connector via	0.172 dB	
Host Channel Length	4.5 inch	
Total	6.5 dB	



Start From 802.3ck 100G/L Host Channel Model Parameters: PCB Trace





HFSS Design


COM model

802.3ck Host Channel Model Parameters


Parameter	Value	Units
γο	0	1/mm
a_1	3.8206 × 10 ⁻⁴	ns ^{1/2} /mm
<i>a</i> ₂	9.5909 × 10 ⁻⁵	ns/mm
ī	5.79 × 10 ⁻³	ns/mm
C ₀	2.9 × 10 ⁻⁵	nF
C_1	1.9×10^{-5}	nF
Z_c	100	Ω
R_0	50	Ω



Adjust Host Channel Model Parameters to Match the 200G/L Design (I): PCB Trace



100



60

80

freq=53.13 GHz dB(S21 COM)=-5.694


20

-10→

Parameter	Value	Units
γο	0	1/mm
a ₁ 5.95e-4	> 3.8206 × 10 ⁻⁴	ns ^{1/2} /mm
a ₂ 2.6e-5	< 9.5909 × 10 ⁻⁵	ns/mm
r 5.79e-3	= 5.79 × 10 ⁻³	ns/mm
C_0	2.9 × 10 ⁻⁵	nF
C_1	1.9 × 10 ⁻⁵	nF
Z _c 92.5	< 100	Ω
R_0	50	Ω



Adjust Host Channel Model Parameters to Match the 200G/L Design (II): BGA Via->PCB trace -> Connector Via




P802.3dj Sept 2024 7

Proposed Host Channel/PCB Model Parameters

Table 179-17—PCB model parameters and values

	Parameter	Value	Units
	γο	TBD 0	1/mm
	a_1	TBD 5.95e-4	ns ^{1/2} /mm
	a ₂	TBD 2.6e-5	ns/mm
	τ	TBD 5.79e-3	ns/mm
	C_0	TBD 2.9e-5	nF
	\cdots $c_{\mathbf{i}}$ \cdots	TBD 1.0e-5	nF
	Z_c	TBD 92.5	Ω
	R_0	50	Ω
4.			





Thank You!

