

Partial Channel Model Impacts on COM for CR Channels

Sam Kocsis, Amphenol

January 2025

Related to comments #393 and 466

Supporters

- TBD


<i>Cl</i> 179	<i>SC</i> 179.11.7.1	<i>P</i> 394	<i>L</i> 27	# <input type="text" value="466"/>
Kocsis, Sam		Amphenol		
<i>Comment Type</i>	T	<i>Comment Status</i>	X	
The partial host channel model parameters unnecessarily degrade COM performance. C0 is the same value as the previous specification generation.				
<i>SuggestedRemedy</i>				
Set to 0, OR remove C0 and C1 parameters				
<i>Proposed Response</i>				<i>Response Status</i> O

Background

- The partial host channel model parameters for CR compliance (COM), are specified in Table 179-16

Table 179-16—Host model parameters

Partial host channel model			
Single-ended package capacitance at port 1	C_0	2.9×10^{-5}	nF
Transmission line parameter γ_0	$\gamma_0^{(h)}$	0	1/mm
Transmission line parameter a_1	$a_1^{(h)}$	5.95×10^{-4}	ns ^{1/2} /mm
Transmission line parameter a_2	$a_2^{(h)}$	2.6×10^{-5}	ns/mm
Transmission line parameter τ	$\tau^{(h)}$	5.79×10^{-3}	ns/mm
Transmission line characteristic impedance	$Z_c^{(h)}$	92.5	Ω
Transmission line length	$z_p^{(h)}$	See Table 179-17	mm
Single-ended package capacitance at port 2	C_1	1×10^{-5}	nF



Background

- Partial host channel is only required* for CR compliance (COM)






Figure 178A-1—Channel considered for the calculation of COM




C0 is physically abutted next to Cp
C1 is physically abutted next to TP1



Motivation

- There are currently (0) models posted to the TF page for CR (TP1-TP4)
- [Lim 3dj 01a 2409](#) was used define the partial host channel model
- The decision was justified, but failed to correctly look at C0 and C1
 - If C0 is a package parameter, it should be compliance parameter setting applied for TX, RX, and KR testing
 - C1 is neither a package parameter, nor explicitly a “connector via”
 - If C0 and C1 are to remain only normative for CR (TP1-TP4) tests, the decision should take into the impact on TP1-TP4 data



Supporting Data

- COM v4.70 (configuration file below)
- ERL for all > 8.7dB (8.25dB)
 - With no test fixture delay applied (Tfx)
- COM results for both CA-B and CA-C
 - Crosstalk not included

Table 179–13—Cable assembly characteristics summary

Description	Reference	Value	Unit
Insertion loss at 53.125 GHz, IL_{dd} (max)	179.11.2		
CA-A		19	dB
CA-B		24	dB
CA-C		29	dB
CA-D		34	dB
Insertion loss at 53.125 GHz, IL_{dd} (min)	179.11.2	16	dB
Minimum cable assembly ERL ^a	179.11.3	8.25	dB



Table 179–15—Cable assembly class and host model valid combinations

Cable assembly class	Host classes, transmitter side	Host classes, receiver side	Number of combinations
CA-A	HN or HL	HL, HN, or HH	6
	HH	HL or HN	2
CA-B	HL	HL, HN, or HH	3
	HN	HL or HN	2
	HH	HL	1
CA-C	HL	HL or HN	2
	HN	HL	1
CA-D	HL	HL	1

Table 179–17—Partial host channel model parameters per Host class


Parameter	Host class			Units
	HL	HN	HH	
Package class	A	B	B	—
Package transmission line 1 length, $z_p^{(1)}$	8	15	45	mm
Partial host PCB transmission line length, $z_p^{(h)}$	9	70	60	mm

Supporting Data (CA-B)





Nominal 1.0m measurements @TP1-TP4 across an entire port (octal)

Supporting Data (CA-B)





C0 and C1 parameters changed, all other parameters remain same

Supporting Data (CA-B)





Delta COM is highest for the asymmetric cases

Supporting Data (CA-C)




Nominal 1.5m measurements @TP1-TP4 across an entire port (octal)

Supporting Data (CA-C)



Delta COM is trend is similar for physically longer CA types

Supporting Data (Conclusions)



The impact of C0 and C1 is not consistent across lanes

Changing C0 and C1 values will likely lead to a change for the partial host channel model parameters, *below*

Table 179–17—Partial host channel model parameters per Host class

Parameter	Host class			Units
	HL	HN	HH	
Package class	A	B	B	—
Package transmission line 1 length, $z_p^{(1)}$	8	15	45	mm
Partial host PCB transmission line length, $z_p^{(h)}$	9	70	60	mm

For cases where C0,C1=0, ILD2D is <40dB

Summary

- There are no cases where C0 and C1 “help” CR COM results
 - As defined in D1P3
- C0 and C1 are poorly defined in D1P3 and unequally stress CR (versus KR) and asymmetric (versus symmetric) test cases
- Further work needs to be done to determine the right allocations between package IL (mm), PCB IL (mm) for cases HL, HN, and HH
 - And continue to address more CA types, channel combinations, and settings
- **Propose to set C0 and C1 = 0 and let future drafts update other parameters as necessary, as written in comment 466**

Back-up

COM Configuration (v4.70)

Table 93A-1 parameters				I/O control			Table 93A-3 parameters				SAVE_CONFIG2MAT	0	
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units	Information	Receiver testing		
f_b	106.25	GBd		DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a2	5e-4 0.00065 0.0003			0	logical	
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	0.006141	ns/mm		Sigma BBN step	5.00E-03	V
Delta_f	0.01	GHz		RESULT_DIR	.\\results\HNHN_{date}\		package_Z_c	2; 70 70; 80 80; 100	Ohm		ICN parameters		
C_d	[0.4e-4 0.9e-4 1.1e-4; 0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical	z_p (TX)	.1 1.1; 1.1 1.1; 0.3	mm	[test cases to run]	f_v	0.565	Fb
L_s	[0.13 0.15 0.14; 0.13 0.15 0.14]	nH	[TX RX]	Port Order	[1324]		z_p (NEXT)	1 1.1; 1.1 1.1; 0.3	mm	[test cases]	f_f	0.565	Fb
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	w_Cx		z_p (FEXT)	1 1.1; 1.1 1.1; 0.3	mm	[test cases]	f_n	0.565	Fb
R_0	50	Ohm		COM_CONTRIBUTION	1	logical	z_p (RX)	.1 1.1; 1.1 1.1; 0.3	mm	[test cases]	f_2	60.000	GHz
R_d	[46.25 46.25]	Ohm	[TX RX]	TDR and ERL options			C_p	[0.4e-4 0.4e-4]	nF	[test cases]	A_ft	0.450	V
PKG_NAME	PKG_HIR_CLASS_CRHN PKG_HIR_CLASS_CRHN		TX RX	TDR	1	logical	Operational				A_nt	0.600	V
A_v	0.385	V		ERL	1	logical	ERL Pass threshold	10	dB		Parameter Setting		
A_fe	0.385	V		ERL_ONLY	0	ns	COM Pass threshold	3	db		board_tl_gamma0_a1_a2	[0.5.95e-4 2.6e-5]	1.4 db/in @ 53.125G
A_ne	0.481	V		TR_TDR	0.005		DER_0	2.00E-04			board_tl_tau	5.790E-03	ns/mm
z_p select	[1]			N	7000	logical	T_r	0.00400	ns		board_Z_c	92.5	Ohm
L	4			TDR Butterworth	1		FORCE TR	1	logical		z_bp (TX)	70	mm
M	32			beta_x	0		PMD_type	C2C			z_bp (NEXT)	70	mm
filter and Eq				rho_x	0.618		EW	1			z_bp (FEXT)	70	mm
f_r	0.55	*fb		TDR_W_TXPKG	0	UI	MLSE	1	logical		z_bp (RX)	70	mm
c(0)	1		min	N_bx	16		ts_anchor	1			C_0	[2.9e-5 2.9e-5]	nF
c(-1)	0		[min:step:max]	fixture delay time	[00]		sample_adjustment	[-16 16]			C_1	[1e-5 1e-5]	nF
c(-2)	0		[min:step:max]	Tukey_Window	1		Local Search	2			Include PCB	1	logical
c(-3)	0		[min:step:max]	Z_t	46.25	Ohm	Filter: Rx FFE				Seletions (rectangle, gaussian, dual_rayleigh, triangle		
c(-4)	0		[min:step:max]	Noise, jitter			ffe_pre_tap_len	6	UI		Histogram_Window_Weigh	gaussian	selection
c(1)	0		[min:step:max]	sigma_RJ	0.01	UI	ffe_post_tap_len	8	UI		Qr	0.02	UI
N_b	1	UI		A_DD	0.02	V^2/GHz	ffe_pre_tap1_max	0.7					
b_max(1)	0.85		As/dffe1	eta_0	1.00E-08	dB	ffe_post_tap1_max	0.7					
b_max(2..N_b)	0		As/dfe2..N_b	SNR_TX	33.5		ffe_tapn_max	0.7					
b_min(1)	0		As/dffe1	R_LM	0.95		FFE_OPT_METHOD	MMSE		FV-LMS or MMSE			
b_min(2..N_b)	-0.15	S	As/dfe2..N_b	Floating Tap Control			num_ui_RXFF_noise	4096					
g_DC	[-20:1.0]	dB	[min:step:max]	N_bg	2	0 1 2 or 3 groups							
f_z	42.50	GHz		N_bf	4	taps per group							
f_p1	42.50	GHz		N_f	80	UI span for float							
f_p2	106.25	GHz		bmaxg	0.2	max DFE value							
g_DC_HP	[-6:1.0]		[min:step:max]	B_float_RSS_MAX	0.1	rss tail tap limit							
f_HP_PZ	1.328125	GHz		N_tail_start	9	(UI) start of tail							
Butterworth	1	logical	include in fr										

Parameter	Setting	Units	Information
package_tl_gamma0_a1_a2	[0.0005 0.00065 0.000293]		
package_tl_tau	0.006141	ns/mm	
package_Z_c	[87.5 87.5; 95 95; 100 100; 78 78]	Ohm	
R_d	[46.25 46.25]	Ohm	[TX RX]
z_p (TX)	[15 45; 2 2; 1.3 1.3; 1.5 1.5]	mm	[test cases]
z_p (NEXT)	[14 44; 2 2; 1.3 1.3; 1.5 1.5]	mm	[test cases]
z_p (FEXT)	[15 45; 2 2; 1.3 1.3; 1.5 1.5]	mm	[test cases]
z_p (RX)	[14 44; 2 2; 1.3 1.3; 1.5 1.5]	mm	[test cases]
C_p	[0.4e-4 0.4e-4]	nF	[TX RX]
A_v	[0.385 0.385]	V	Vf=0.400
A_fe	[0.385 0.385]	V	Vf=0.399
A_ne	[0.481 0.481]	V	Vf=0.400
.END			

Background

- https://www.ieee802.org/3/dj/public/24_07/motions_3dj_2407.pdf

Straw Poll #TF-5

I would support the approach presented in ran_3dj_01b_2407, of having a specific combination of package and PCB length per CR host class

A: Yes, with the original PCB parameters in the presentation (per ran_3dj_01b_2407, slides 13-15)

B: Yes but with modified PCB parameters to create 1.1 dB/inch (per ran_3dj_01b_2407, slides 23-25)

C: No

D: Abstain

(choose one)

Results (all): A: 8, B: 18, C: 25, D: 42

Background

- https://www.ieee802.org/3/dj/public/24_07/motions_3dj_2407.pdf

Straw Poll #TF-6

For the CR host channel model, I would prefer the combination of package and PCB length as follows:

A: Shorter package trace and longer PCB trace, with $C0 = 0$ (similar to option 1 in ran_3dj_01b_2407)

B: Longer package trace and shorter PCB trace, with $C0 = 0$ (similar to option 2 in ran_3dj_01b_2407)

C: Shorter package trace and longer PCB trace, with $C0 > 0$ (similar to option 3 in ran_3dj_01b_2407)

D: Longer package trace and shorter PCB trace, with $C0 > 0$ (similar to option 4 in ran_3dj_01b_2407)

E: Abstain

(chicago rules)

Results(all): A: 14, B: 23, C: 26, D: 18, E: 59

Background

- https://www.ieee802.org/3/dj/comments/D1p1/8023dj_D1p1_comments_final_cla use.pdf

C1 179	SC 179.11.7.1	P360	LB	# 537
--------	---------------	------	----	-------

Li, Mike Intel

Comment Type **TR** *Comment Status* **A** *Host channel model*

Table 179-17-PCB model parameter values TBDs

SuggestedRemedy

Replace them with the filled table provided in the "PCB_models_parameters" sheet. A presentation "lim_3dj_01_2409" will be requested to explain how those values are derived.

Response *Response Status* **C**

ACCEPT IN PRINCIPLE.
The table referred to in the suggested remedy is available at the following URL:
https://www.ieee802.org/3/dj/comments/D1p1/8023dj_D1p1_comment_537_attachment.pdf.
The CRG has reviewed the presentation
https://www.ieee802.org/3/dj/public/24_09/lim_3dj_01a_2409.pdf.

The presentation does not provide values for the PCB lengths (zp) and for the host package model.
Straw poll #E-6 was taken on the value of C1.

Adopt the proposed values on slide 2.

Straw Poll #E-6 (directional)
I would support C1 value of:
A: as proposed (1e-5 nF)
B: 0 nF
A: 22 B: 14

https://www.ieee802.org/3/dj/public/24_09/lim_3dj_01a_2409.pdf