

ACT/GMSLE Training Frame and Training Sequence

Contribution to 802.3dm Task Force

May 1, 2025

Ragnar Jonsson, Alireza Razavi - Marvell

Contributors

- Hossein Sedarat Ethernovia
- Jay Cordaro ADI
- Sam Johnson Marvell
- William Lo Axonne

Introduction

- This presentation proposes an updated frame structure for the 100M ACT/GMSLE training frame
- The new frame structure is based on the 100M ACT/GMSLE data mode FEC frame structure
- Main objectives:
 - Simplify the implementation of training frame, by reusing data mode functionality where possible
 - Simplify the training state machines, including transition from SEND_T to SEND_N

Background

The ACT/GMSLE compromise text proposal has 300-bit FEC frames with:

- RS-FEC(50,46,6) encoding
- 260-bits for 4 x 64B/65B blocks
- 16-bits reserved for OAM, etc.
- 24-bits for FEC parity

100M SEND N RS-FEC Encoded Frame

This presentation proposes to use the same structure as basis for the 100M training frame

65B #2



65B #1

100M Training Frame Proposal



The new SEND_T frame format proposal is to use the SEND_N frame structure for the SEND_T frame, with the following structure:

- The first three 64B/65B blocks hold all zero data blocks
- The fourth 64B/65B blocks holds new 64B/65B control block containing the Infofield

100M Infofield Proposal



The 100M Infofield is the same as for 802.3ch, except that Octets 2, 3, 11, and 12 have been dropped.

The CRC16 can be eliminated because the frame has RS-FEC error correction.

IEEE 802.3dm Task Force

NOTE: The PFC24 field may not be needed for the 100M direction

Infofield Message and PHY Capability

The message field can be the same as used in 802.3ch

The PHY capability field can be same as in 802.3ch, with the appropriate capability set



PMA_state<7:6>	loc_rcvr_status	en_slave_tx	reserved	reserved	reserved	reserved
00	0	0	0	0	0	0
00	0	1	0	0	0	0
00	1	1	0	0	0	0
01	1	1	0	0	0	0

Table 149–11—Infofield message field valid SLAVE settings

PMA_state<7:6>	loc_rcvr_status	timing_lock_OK	reserved	reserved	reserved	reserved
00	0	0	0	0	0	0
00	0	1	0	0	0	0
00	1	1	0	0	0	0
01	1	1	0	0	0	0

Table 149-12-PHY capability bits

octet 8								octet 9							octet 10								
0	1	2	3	4	5	6	7	0	0 1 2 3 4 5 6 7							0	1	2	3	4	5	6	7
VendorSpecificData									Reserved		InterleaverDenth		DracodaSal	SlowWakeRequest	EEEen	OAMen							

Infofield 64B/65B Block

The training frame Infofield is encoded as 64B/65B block, with distinct encoding (see yellow line at the bottom of the table on the right)

The Infofield encoding is

- PFC24: I0, I1, I2
- Message: I3
- PHY_Capability_Bits: I4, I5, I6

Input Data	data ctrl header	Block F	Payload										
Bit Position: Data Block Format:	0	1											64
${\rm D}_0{\rm D}_1{\rm D}_2{\rm D}_3\!/{\rm D}_4{\rm D}_5{\rm D}_6{\rm D}_7$	0	D ₀	D ₁	D ₂ D		, D4		D ₄ D ₅				D ₆	D ₇
Control Block Formats:		Block											
$C_0C_1C_2C_3\!/C_4C_5C_6C_7$	1	0x1E	C ₀	C ₁	C ₂	С	C ₃		C ₄		C ₆		C ₇
$\mathrm{C_0C_1C_2C_3\!/O_4D_5D_6D_7}$	1	0x2D	C ₀	C ₁	C ₂	C ₃		0 ₄	D ₅		D ₆		D ₇
$\mathrm{C_0C_1C_2C_3\!/S_4D_5D_6D_7}$	1	0x33	C ₀	C ₁	C ₂	C ₃			D ₅		D ₆		D ₇
${\rm O_0D_1D_2D_3\!/S_4D_5D_6D_7}$	1	0x66	D ₁	D ₂	D ₃	D ₃			D ₅		D ₆		D ₇
$O_0 D_1 D_2 D_3 / O_4 D_5 D_6 D_7$	1	0x55	D ₁	D ₂	D ₃	O ₀		0 ₄		D ₅		D ₆	D ₇
$\mathrm{S}_{0}\mathrm{D}_{1}\mathrm{D}_{2}\mathrm{D}_{3}/\mathrm{D}_{4}\mathrm{D}_{5}\mathrm{D}_{6}\mathrm{D}_{7}$	1	0x78	D ₁	D ₂	D ₃		D ₄		D ₅		D ₆		D ₇
$O_0 D_1 D_2 D_3 / C_4 C_5 C_6 C_7$	1	0x4B	D ₁	D ₂	D ₃		0 ₀	C ₄	4 C5		C ₆		C ₇
${\rm T}_0{\rm C}_1{\rm C}_2{\rm C}_3\!/{\rm C}_4{\rm C}_5{\rm C}_6{\rm C}_7$	1	0x87		C ₁	C ₂	C	C ₃ C ₄		C5		C ₆		C ₇
$D_0T_1C_2C_3\!/C_4C_5C_6C_7$	1	0x99	D ₀		C ₂	C ₂ C ₃		3 C ₄		C ₅		C ₆	C ₇
$D_0D_1T_2C_3\!/C_4C_5C_6C_7$	1	0xAA	D ₀	D ₁		C	3	C ₄		C5		C ₆	C ₇
$D_0D_1D_2T_3\!/C_4C_5C_6C_7$	1	0xB4	D ₀	D ₁	D ₂		C4		C ₅		C ₆		C ₇
$D_0D_1D_2D_3\!/T_4C_5C_6C_7$	1	0xCC	D ₀	D ₁	D ₂		D ₃		C ₅		C ₆		C ₇
${\rm D}_0{\rm D}_1{\rm D}_2{\rm D}_3\!/\!{\rm D}_4{\rm T}_5{\rm C}_6{\rm C}_7$	1	0xD2	D ₀	D ₁	D ₂	D ₂		D ₃		D ₄		C ₆	C ₇
$D_0D_1D_2D_3\!/\!D_4D_5T_6C_7$	1	0xE1	D ₀	D ₁	D ₂	D ₂		D ₃		D ₄		D ₅	C ₇
$D_0D_1D_2D_3\!/D_4D_5D_6T_7$	1	0xFF	D ₀	D ₁	D ₂		D ₃		D ₄		D ₅		D ₆
₀ ₁ ₂ ₃ ₄ ₅ ₆	1	0xBB	l _o	l ₁	l ₂		l ₃		l ₄		l _s		l ₆

PHY Control State Diagram

For the Multi-Gig direction, the training sequence can follow 802.3ch Figure 149-32

For the 100M direction the training sequence can be simplified as shown in the state diagram on the right

Because the training frame has the same structure as the data mode frame, switching from training to data mode only requires changing the frame payload



IEEE 802.3dm Task Force

Figure: 100M PHY Control state diagram

Figure 149–32—PHY Control state diagram

Status Bits

There are three status bits exchanged in the Infofield Message (two in each direction):

- Ioc_rcvr_status
- en_slave_tx
- timing_lock_OK

The status bits are used to control the state transitions in the training sequence (see figure on the right).

In 802.3ch the transition to SEND_N is synchronous, but it is also possible to use asynchronous transition to SEND_N, if it brings any benefit



Typical signaling sequence:

- 1. $en_slave_tx = 1$
- 2. timing_lock_OK = 1
- 3. loc_rcvr_status = OK (for 100M)
- 4. loc_rcvr_status = OK (for Multi-Gig)

Conclusion

- This presentation proposes an updated frame structure for the 100M ACT/GMSLE training frame
- The new training frame structure simplifies the implementation of training frame, by reusing the data mode frame structure
- The new training frame structure simplifies the implementation of the transition from SEND_T to SEND_N
- The simplicity of the proposed training frame can both simplify camera PHY implementation and enhance interoperability



Essential technology, done right[™]