Ethernet For AI: Progress and Challenges

VER: 020 ORIG: 012025 REV: 03172025

Bijan Nowroozi сто

LIASON INFORMATION



Impacting Data Center IT and Facilities

From hyperscale to distributed edge data center technologies




From silicon to systems to physical facilities





OCP: A Collaborative Community Effort













































250+ Project Leaders 7,000+ Participants











Proiect®

































Tackling the Next DC Technology Shift

At-scale Al Clusters

Hyperscale DC Required

- Scale and efficiency of IT and physical DC through openness
- Flexible disaggregation and SD-x systems management value on open hardware

Challenges:

Specialization

Speed to Market

Economics at Scale

Sustainable



OCP Community: AI Progress



EXPLORE OUR MARKETPLACE SEGMENTS



INFO, SI, OPEN SYSTEMS FOR AI: BLUEPRINT FOR SCALABLE INFRASTRUCTURE

OPEN SYSTEMS FOR AI: BLUEPRINT FOR SCALABLE INFRASTRUCTURE

Contributor: Open Compute Project, Google, Intel, NVIDIA, Denvr Dataworks, Meta, Supermicro, AMD, Dell Technologies Family: Information

Project: Strategic Initiatives > Open Systems for AI



Compute Project® OCP Community is several generations into building AI technology and systems and now is collaboratively working towards OCP Open Systems for AI

Release Year: 2025

Why are we here today?

OCP Community progress and experience building AI Systems has yielded data and feedback from subject matter experts. The feedback to this point has pointed us to common problem areas.

Key feedback points so far:


- Performance is a bottle neck to realizing end user demand
- Technical roadmap/path forward unclear in several important areas
- Risk rising as scale and demand increases
- Economics are not optimal



Early Data Points

roiect


- End users: must continue to increase AI intelligence and availability
- Vendors: Increase AI cluster throughput to drive lower unit costs



Multi-task Language Understanding on MMLU

lulti-task Language Understanding on MMLU https://paperswithcode.com/sota/multiisk-language-understanding-on-mmlu

Gen Al LLM (Model) Resource Trends



Compute requirements rising at <u>4.7x/yr</u> and Costs by <u>2.4x/year</u>

ОРЕП Compute Proiect®

9

Extrapolating AI Training Cluster Demands

Largest AI Clusters

Year	OOMs	# of H100s- equivalent	Cost	Power	Power reference class
2022	~GPT-4 cluster	~10k	~\$500M	~io MW	~10,000 average homes
~2024	+I OOM	~100k	\$billions	~100MW	~100,000 homes
~2026	+2 OOMs	~1M	\$105 of billions	~1 GW	The Hoover Dam, or a large nuclear reactor
~2028	+3 OOMs	~юМ	\$100s of billions	~io GW	A small/medium US state
~2030	+4 OOMs	~100M	\$IT+	~100GW	>20% of US electricity production

OOM = order of magnitude, 10x = 1 order of magnitude. Roughly ~0.5 OOMs/year trend growth of AI training compute

Scale everything!



Scaling the largest training clusters, rough back-of-the-envelope calculations.

Seeking OOMs Increase in Compute


Non exhaustive, focusing on Existing ISAs:

- More pipeline throughput add logic/data path width via increasing transistor count (Moore)
- **Speed Up** increase the clock speeds of the ICs. (assuming caches are optimized).
- **Parallelism** distribute compute in various ways.

Note other approaches such as addressing the memory wall (ex: CXL) are valid in improving performance but don't accelerate compute by an OOM.




Improve with Processor/IC Scaling?



Source: Intel, Our World in Data, Alger. Moore's Law refers to length of time that it takes for number of transistors per integrated circuit to double. Doubling time for Al refers to the length of time it takes to double the amount of compute or "training" utilized by Al programs. The calculation period used for Al training was 2012 - 2020.

Moore's Law: compute doubles for constant cost roughly once every two years. Quantum effects are beginning to interfere in electronic devices as they shrink.





Hennessy and Patterson, Turing Lecture 2018, overlaid over "42 Years of Processors Data" https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/;"First Wave" added by Les Wilson, Frank Schirrmeister Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

Dennard Scaling: "Power Wall" has limited practical processor frequency to around 4 -6 GHz since 2006.

IC process scaling for logic is not going to help much. Effective gain (step function) has been realized by adoption of HBM this is data path acceleration.

AI Scaling With Networking?




Parallelism with processor-to-processor links and the use of collectives provided a large gain. IEEE 802.3dj speeds (200Gb/s lane) FTW to unleash Al cluster performance.



DPEN Compute Project®


Al Scaling With Ethernet Fabrics



Scaling up via short reach networking to create an Ethernet fabric to interconnect multiple processors on a system tray, and multiple trays in a rack for a single 'node' or 'pod' via Ethernet switching. Scaling out is a function of meshing the node/pod switches for a cluster.



Networking for the next OOM Improvement



Amdahl's Law shows 1024-2048 nodes max. Economically, deploying 2048 racks doesn't reduce costs and might require 100% utilization for adequate ROI on resources.

PEN

compute Project®

Achieving OOM Improvement: 802.3dj

Where do we stand?

PEN



Moving to 200Gb/s per lane is great step forward utilizing Ethernet in Al Clusters. Although this is entering the market in 2H 2025, Al performance demands more throughput to reduce bottlenecks.

16

Achieving OOM Improvement: 802.3 {NG}

What do we need?

++OOM Ethernet Fabric for Scaling

- Minimum 2X throughput from 802.3dj
- Cu not a hard requirement. Nice if reach from server tray to tray.
- Capability to reach multilane to 3.2Tb/s (eventually)
- TBD reasonably thermally performant/reliability connectors
- ✓ 18-24 months?

Scaling Challenges

- Faster modulation = greater complexity (FEC, etc...)
- Realistically requires faster SERDES (min 224Gb/s)
- Max throughput (3.2Tb/s) doesn't match HBM rates
 - (~*16Tb/s HBM4)
- BER must be equivalent
- Uncertainty (Ex is 2X enough?)

Moving to 400Gb/s per lane is great leap forward utilizing Ethernet in Al Clusters. The power reduction will be helpful to 2025 workloads, however as scale increases, other/further optimizations may be highly desirable.



Next Steps



Development of use cases and Outreach

- Increase awareness, communicate the vision and identify users and use cases
- We are presently workshopping design for OCP Open Systems for AI. Additional details will help drive clarity on requirements
- Capture requirements from communities and build consensus
- Communicate and meet often!



Thank You

