## PoE Plus IEEE 802.3at Classification Ad Hoc

### Resolving Draft 1.0 Comments in L1 Bucket

Clay Stanford Linear Technology December 5 and 12, 2007 Teleconference

C/ 33 SC 3.4.2 P 57 L 38 Stanford, Clay Linear Technology	# 255	C/ 33 SC 3.4.2.1 Stanford, Clay	P 57 Linear Techno	L 53 blogy	# 256
Comment Type E Comment Status D Define Mark Event Voltage range. It will make text more clear.	L1 adhoc	Comment Type E Co. Text will be more clear if we u	<i>mment Status</i> D use Vmark range.		L1 adhoc
Define Reset Voltage range. It will make text more clear.		SuggestedRemedy Line 53 IS:			
Label Reset Threshold Vreset_th to be more consistant. SuggestedRemedy Table 33-11a		When the voltage at the PI is return a non-valid detection si			a Type 2 PD shall
Item 2: Add "10" to max column. Item 5: Change Symbol from Vreset to Vreset th		Line 53 SHOULD BE: When the voltage at the PI is valid detection signature as d		nark, a Type 2 Pl	D shall return a non-
Add new item 6, Classification Reset Voltage Vreset V 0(V) 2.8(V) Se	e 33.3.4.2.1	Proposed Response Res	ponse Status O		
Proposed Response Response Status O		eaa 255			

see 256

Table 33–11a—2-Event Physical Layer classification electrical requirements

-10V

Ad hoc group accepts comments	Item	Parameter	Symbol	Units	Min	Max	Additional Information
255 and 256	1	Class Event Voltage	$\mathrm{V}_{Class}$	v	14.5	20.5	
without	2	Mark Event Voltage	$V_{Mark}$	v	6.9		
opposition,	3	Mark Event Current	$\mathrm{I}_{\mathrm{Mark}}$	mA	0.25	2	See 33.3.4.2.1
however see	4	Mark Event Threshold	$V_{Mark\_th}$	v	10	14.5	See 33.3.4.2.1
comment below.	5	Classification Reset Threshold	$\mathrm{V}_{Reset}$	v	2.8	6.9	See 33.3.4.2.2

Vreset th

6 | Classification Reset Voltage | Vreset| V | 0 | 2.8 | See 33.3.4.2.1

Add this new entry

It was commented that standard needs margin between PSE and PD voltage ranges by making PSE <= while PD is just <. This desire is covered in PD state machine where state transitions occur when Vport<mark\_th, for example.

							-	_				
C/ 33 Darshan, Ya		.7.2a	P3 Micro	38 osemi Corpora	L 40 ation	# 83	3			t in princi-		
Comment T		TR	Comment Status		auon		L1 adhoc			t in princip	Jie	
Draft 1.0	0:			_					OBE			
range?	_		t the PSE classify the						See 149			
voltage	at the I	PI enters	ubsequent to such cl s the VReset range fo									
	-		ort." is not required.									
SuggestedR Option a	-	, ,										
		ad hoc to d it, to d	o explain why we nee elete it.	ed it.								
Option k		***	d.									
"If PSE	decide		complete two event (									
			ults, the PSE shall er ast TReset min as de									
Proposed R	espons	se	Response Status	0								
	2.7.2a		P 38	L 35	# 130		←Δ	CCE	ept in prir	nciple		
Schindler, Fred	ER	Corr	Cisco Systems		L1 ad	lboo			spr in pri	loipic		
The text:	EK	Com	inient status D		Lidu	noc	OBE	_				
	nflicts wit	th text at L	DN state without allowing L40: " shall ensure the				See	14	19			
SuggestedReme	dy											
			xt to correct this section.				C/ 33	SC	33.2.7.2a	P 38	L 41	# 149
Proposed Respor	nse	Resp	oonse Status O				Beia, Christ		JJ.Z.1.Za	STMicroelect		# [149
defer to L1							Comment T	ype	TR Com	ment Status 🛛 A		
							reason	to res	et the voltage at th	r than Iclass_lim, th ne PI in this case. W will work correctly a	hithout this sente	is Class4. There is no ence, if the 2-event
-			ss is equal to o efined in Table	-		II						of the allocated by the
_			ass 04. If any i				SuggestedF	Reme	dy			
			I to IMark_LIM			ble			sentence:			
			l classify the P							on, the PSE shall en VReset range for at		n as definied in Table

Subsequent to such classification, the PSE shall ensure that the voltage at the PI enters the VReset Response range for at least TReset min as definied in Table 33-4a prior to powering the port.

Response Status C

ACCEPT.

33-4a prior to powering the port.

10ms to 6ms.

The editor to apply the same transient settling timing to both 1-event and 2-event classifications. Page 37, line 43.

Comment 129 suggests 1-Event and 2-Event PSEs should have same time measurement delay requirement. Ad hoc agrees. Modify comment 243: Accept in principle, but change wording p37L43: IS: Measurement to be taken after 6ms to ignore initial transients. SHOULD BE: Measurement to be taken after Tpdc to ignore initial transients. ADD p37L54: Measurement to be taken after Tcle1 to ignore initial transients. ADD p38L28: Measurement to be taken after Tcle2 to ignore initial transients.

C/ 33	SC 2.8	P 41	L 38	# 245
Stanford, C	Clay	Linear Techn	ology	
Comment	Type T	Comment Status A		
		Comment Status A		

When the 2-event classification was created, it was desired to perform it quickly so the PSE miniumum timing was reduced from 10ms to 6ms. (The PD must be stable within 5ms.) There now is a discrepancey between 1-event and 2-event classification in this minimum pulse period. It would be best to align the two timing numbers.

Also, Table 33-5 entry would make more sense moved to table 33-4a

SuggestedRemedy

IS: Table 33-5, item 20 10mS minimum.

SHOULD BE: 6ms minimum.

Move entire line over to Table 33-4a.

Response Response Status C

ACCEPT IN PRINCIPLE.

Change title of moved line from "Classification timing" to "1-Event class timing"

add a new column titled "1-Event/2-Event" 1a = 1&2 event 1b = 1&2 event 2a - 9 = 2 event item 10 (the new item) = 1 event

CI 33	SC	3.4.2	P 57	L 50	# 111
Darshan,	Yair		Microsemi	Corporation	
Commen	t Type	т	Comment Status D		L1 adhoc
	on't hav		nt class 4 for infinite class and costs.	ification attempts.	
		f system h ble 33-5 it	as problems it may initiate tem 21.	e consecutive startu	ps every Ted which is
defin	ed in Ta	ble 33-5 it		e consecutive startu	ps every Ted which is
defin Suggeste To be "PD r	ed in Ta ed <i>Reme</i> c e added may reve	ble 33-5 it dy after line 8 ert to IDLE	tem 21.	e then 3 consecutive	

defer to L1

Sentence in Question: A Type 2 PD shall return a Class 4 signature irrespective of the number of classification voltage probes performed by a PSE.

Ad hoc suggests accept in principle.

Modify sentence P57,L50:

IS: A Type 2 PD shall return a Class 4 signature irrespective of the number of classification voltage probes performed by a PSE.

SHOULD BE: A Type 2 PD shall return a Class 4 signature FOR at LEAST THE FIRST 4 voltage probes performed by the PSE.

C/ 33	SC 2.7.2a	P 31	B L 40	# 102
Darshan, Yair		Micros	semi Corporation	
Comment Typ Draft 1.0:		Comment Status	D	L1 adhoc

When PSE classify the PD after Iclas\_LIM event it should get to Vreset for Treset prior to power the port.

In order to achieve this objective PD should consume some minimum current to allow PSE to reduce its port voltage due the capacitors in the channel.

SuggestedRemedy

The classification ad hoc to adress this issue if it is possible to implement i.e. to have I>>0 at 2.8V to 6.9 Volt range for Treset.

Proposed Response Response Status O

defer to L1

Accept in principle.

Add the following at p58L13 **The PD shall draw 0.25 mA minimum until the PD transitions from the Mark state to the Reset state.** We need to extend PSE Treset to insure port gets discharged. dt = C dv/I = .7uf \* 4.2V/.25mA = 12ms Modify comment 267 (p39L30) from 5ms to 15ms.

### IS THIS OK WITH AD HOC PARTICIPATES?

Schi	33 indler, I	SC Fred	2.7	-	36	L 27	# 127
	indler, I	red		Ciar			
Con				CISC	co System	s	
	nment	Type	TR	Comment Statu	sD		L1 adhoc
	classifi shall a:	E suc cation ssign ti	of a PD, th he PD to c		shall assig an unnece	in the PD to Cla ssary design rec	ss 0 and a Type 2 PSE quirement. This text
	-	erienci	ng a temp	provide a proper cl orary fault that will		lf.	
	-			has not achieved r e, requiring class-4			vill remain in type-1 te purpose.
				PD and gets an inv exceeds 51 mA.	alid result	s is not probable	e because this occurs
Sug	gested	Remed	iy				
				orms classification, ssification step, un			tion and classification ieved.
		Respon	150	Response Status	• •		

defer to L1

Will require full committee discussion.

# New Mark Timing Issue

• PSE Mark Event timing

Table 33-4a, item 4 (D1.0, page 39, line 19)

- Though hardware as spec'ed will interoperate, port loading during event will effect observable timing behavior.
- Timing start and stop points are not clearly defined in standard.
- Due to lack of clear definition in standard, misinterpretation of timing could occur.
- Intent was for timing event to commence when PSE changes from Class mode to Mark mode.
- Intent was for timing event to end when PSE changes from Mark mode to Class mode.

# **New Mark Timing Solution**

#### 33.2.7.2a P38L21 TEXT IS:

The Type 2 PSE shall then provide to the PI VMark as defined in Table 33–4a. The timing specification shall be as defined by TME1 in Table 33–4a. This first VMark provision is known as the first mark event.

The Type 2 PSE shall then provide to the PI the second class event, subject to the VClass and TCLE2 definitions in Table 33–4a. The PSE shall measure IClass and again classify the PD based on the observed current according to Table 33–4.

Following successful completion of the second class event, the PSE shall provide a second mark event subject to the VMark and TME2 definitions in Table 33–4a.

#### 33.2.7.2a P38L21 TEXT SHOULD BE:

The Type 2 PSE shall then provide to the PI VMark as defined in Table 33–4a. This first VMark provision is known as the 1<sup>st</sup> mark event. The PI VMark requirement is to be met with load currents in the range of 0.25 to 2mA. In a properly operating PoE system, the port may or may not discharge to the VMark range due to the combination of channel capacitance and PD current loading. This is normal and acceptable PoE system operation. For compliance testing, it is necessary to discharge the port in order to observe the VMark voltage. Discharge can be accomplished with a 2mA load for 3mS, after which VMark can be observed with minimum and maximum load current.

The first mark event timing specification shall be as defined by TME1 in Table 33–4a. The mark event commences when the PI voltage falls below VClass\_min and ends when the PI voltage exceeds VClass\_min.

# New Mark Timing Solution Cont'

### 33.2.7.2a P38L30 TEXT IS:

Following successful completion of the second class event, the PSE shall provide a second mark event subject to the VMark and TME2 definitions in Table 33–4a.

### 33.2.7.2a P38L21 TEXT SHOULD BE:

Following successful completion of the second class event, the PSE shall provide a second mark event subject to the VMark and TME2 definitions in Table 33–4a. The mark event commences when the PI voltage falls below the VClass\_min and ends when the PI voltage exceeds VClass\_min. There is not a specified TME2\_max, however per 33.2.8.13, if the PSE is to power a PD, it is required to do so within Tpon.

## New Mark Timing Solution Cont'

#### Table 33-4a-Type 2 Physical Layer classification electrical requirements

Item	Parameter	Symbol	Units	Min	Max	Additional Information
1a	Class Event Voltage	$\mathrm{V}_{Class}$	v	15.5	20.5	
1b	Class Event Current Limitation	I <sub>Class_LIM</sub>	mA	51	100	
2a	Mark Event Voltage	V <sub>Mark</sub>	V	7	10	0.25mA≤lLoad≤2mA See 33.2.7.2a
2b	Mark Event Current Limitation	$I_{Mark\_LIM}$	mA	5	100	
3	1 <sup>st</sup> Class Event Timing	T <sub>CLE1</sub>	ms	6	30	
4	1 <sup>st</sup> Mark Event Timing	T <sub>ME1</sub>	ms	б	12	See 33.2.7.2a
5	2 <sup>nd</sup> Class Event Timing	T <sub>CLE2</sub>	ms	6	30	
б	2 <sup>nd</sup> Mark Event Timing	T <sub>ME2</sub>	ms	б		Time from end of detec- tion until power on is limited by 33.2.8.13.
7	3 <sup>rd</sup> Class Event Timing	T <sub>CLE3</sub>	ms		30	
8	Classification Reset Voltage	$\mathrm{V}_{Reset}$	V	0	2.8	
9	Classification Reset Timing	T <sub>Reset</sub>	ms	TBD	TBD	

See 33.2.7.2a

## New PD Class to Mark Current Issue

- The required current draw of the PD as it transitions from Class to Mark is not clearly defined.
- The PD must continue to draw current in order for the port to discharge.
- We will add text to clarify the operation in this range.

## New PD Class to Mark Solution

### P57L50 TEXT IS (with implementation of accepted and expected comments)

#### 33.3.4.2.1 Mark Event behavior

When the voltage at the PI is within the range of VMark, a Type 2 PD shall return a non-valid detection signature as defined in Table 33–9.

A Type 2 PD must return a Class 4 signature when voltage at the PI is in the range of Vclass. A Type 2 PD must draw IMark when voltage at the PI is in the range of VMark.

A Type 2 PD shall not exceed the IMark current limits when voltage at the PI enters the VMark specification as defined in Table 33–11a.

### P57L50 TEXT SHOULD BE(with implementation of accepted and expected comments) 33.3.4.2.1 Mark Event behavior

When the voltage at the PI is within the range of VMark, a Type 2 PD shall return a non-valid detection signature as defined in Table 33–9.

A Type 2 PD must return a Class 4 signature when voltage at the PI is in the range of Vclass. A Type 2 PD must draw IMark when voltage at the PI is in the range of VMark.

A Type 2 PD shall not exceed the IMark current limits when voltage at the PI enters the VMark specification as defined in Table 33–11a.

As the PD is changing from Class to Mark state, it shall transition from the Class 4 signature current to the Mark current. This transition shall occur in the range of Vmark\_th. During this transition, the PD shall draw at least IMark\_min current.

We don't need to address the transition from Mark to State because the PSE will drive the port high regardless of current.

# New Turn On Delay Issue

- When a Type 2 PD is powered, it is powered up with Type 1 current and power limits.
- After power up, PSE transitions the power supply from Type 1 level to Type 2 level.
- The time when this occurs will depend on the classification type.
  - 2-Event classification will allow system to transition soon after power\_on.
  - 1-Event + Layer 2 classification will take longer time period (1-2 minutes?) before the change is made.
- Finite time is required for PSE to make transition from low power to high power state.
- PD must wait until PSE transition from low power to high power is complete before drawing higher current.
- This timing requirement is not currently specified in the standard.
- We need to add a low-power to high-power transition delay in the PD section.