Thread Links Date Links
Thread Prev Thread Next Thread Index Date Prev Date Next Date Index

Clause 33 comments



Ed,

Just a few comments from reading clause 33:

33.3.1.1.1 - page 69, line 48
  While the reset process is not yet complete, the PMA/PMD is
  not required to accept a write transaction to the control
  register. Why is this limited to the control register? Why
  aren't all the registers included?

33.3.3.2 - pages 80&81
  Should we add a de-skew/lane alignment bit to this
  register?

33.3.5 - page 84
  When the address is 65535 and the access is a
  post_xxx_increment, is the next address 0?

33.3.5.2 - page 85
  Does this protocol support preamble suppression?

Ben

-- 
-----------------------------------------
Benjamin Brown
AMCC
603-798-4115 - Home
bbrown@xxxxxxxx
-----------------------------------------