Re: Question Regarding De-Skewing in Clause 48 (D2.0)
Boaz,
Answers below:
Boaz Shahar wrote:
>
> Rich,
> Something in "PCS de-skew state diagram" is not entirely understood:
>
> When the machine transients from "ALIGN_ACQUIRED_1" to "ALIGN_ACQUIRED_2" it
> goes to the state "BYTE_SLIP_WAIT" where it waits for one additional byte to
> be received.
>
> 1) What is the motivation? Is it to prevent a split ||A|| column to be
> counted as two errors instead of just one?
Yes. This is exactly the case.
> 2) Why the machine does not transient through similar state while changing
> states, for instance, from "ALIGN_ACQUIRED_2" to "ALIGN_ACQUIRED_3"
It should. Don Alderrou of nSerial is submitting a comment to this
effect.
> Thx. for your help,
> Boaz
--
Best Regards,
Rich
-------------------------------------------------------
Richard Taborek Sr. Phone: 408-845-6102
Chief Technology Officer Cell: 408-832-3957
nSerial Corporation Fax: 408-845-6114
2500-5 Augustine Dr. mailto:rtaborek@xxxxxxxxxxx
Santa Clara, CA 95054 http://www.nSerial.com