Thread Links | Date Links | ||||
---|---|---|---|---|---|
Thread Prev | Thread Next | Thread Index | Date Prev | Date Next | Date Index |
Hi Wei, Thank you once again for your prompt response. As you can probably tell, I am reading through the New-TDD baseline text in detail, but I was still not sure about the timing relationship between Master and Slave. Thank you for clarifying this relationship. Regarding the definition of the loc_rcvr_status, I found several statements about loc_rcvr_status:
The c-variant above is the same as in 802.3ch, but b-variant may be conflicting with the c-variant. This is why I was not sure how to interpretate loc_rcvr_state set to OK. You have now clarified this for
me. I have created the action diagram below for the SILENT0 state (the second state) in the state diagram in Figure 200-32 in the New-TDD baseline text. Do you think that I am representing correctly what is expected
to happen in the Master and Slave PHYs in the SILENT0 phase? Ragnar From: Wei Lou <000047a3c8c56bbe-dmarc-request@xxxxxxxxxxxxxxxxx>
Hi, Ragnar, Generally, to address the questions you raised, please refer to TDD proposal's PHY control state diagram which specifies that loc_rcvr_status0= OK is
the condition for SLAVE to change from SILENT0 to TRAINING0. loc_rcvr_status=OK ZjQcmQRYFpfptBannerStart
ZjQcmQRYFpfptBannerEnd Hi, Ragnar,
Generally, to address the questions you raised, please refer to TDD proposal's PHY control state diagram which specifies that loc_rcvr_status0= OK is the condition for SLAVE to change from SILENT0 to TRAINING0. loc_rcvr_status=OK means " The PMA Receive function uses the parameters pcs_status and scr_status, and the state of the
equalization, and estimation functions to determine the quality of the receiver performance, and generates the loc_rcvr_status variable accordingly." (Section 200.6.2.3)
Based on this definition, the timing_lock= OK is implied when loc_rcvr_status=OK. Other criteria include sufficient SNR margin, etc.
The MASTER will not adjust its transmit clock frequency during the entire training/data mode. It sends out fixed periodic TDD pattern during each Training phase. It will adjust its TDD QUIET/burst duration from Symmetric training to Asymmetric training. SLAVE is responsible to synchronize to MASTER clock.
Wei
________________________________________________________________________
To unsubscribe from the STDS-802-3-ISAAC list, click the following link: https://urldefense.proofpoint.com/v2/url?u=https-3A__listserv.ieee.org_cgi-2Dbin_wa-3FSUBED1-3DSTDS-2D802-2D3-2DISAAC-26A-3D1&d=DwIFaQ&c=nKjWec2b6R0mOyPaz7xtfQ&r=hiHgBSUj2X0k3TORVxe0NCZAlJs6SEDHhwLDz5m9MbY&m=B_1KglipEyOCpIf7GSjT7ypBxf5ADaLCIOOLxFv7GsmIc6OH7M8neKwSM2jlDBys&s=HTL8pSqTJK9DJXM5A5Cq5RMR6Ful6Ghtqd1fv045wjs&e=
To unsubscribe from the STDS-802-3-ISAAC list, click the following link: https://listserv.ieee.org/cgi-bin/wa?SUBED1=STDS-802-3-ISAAC&A=1 |